Fluid dynamics for Lovebyte 2022 in 512 bytes
☆10Feb 12, 2022Updated 4 years ago
Alternatives and similar repositories for Weather-Forecast
Users that are interested in Weather-Forecast are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A Video/Camera image (over VGA) to oscilloscope X/Y mode streaming tool☆20Jan 30, 2025Updated last year
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆24May 16, 2025Updated last year
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- Demo SoC☆10Oct 17, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Nov 14, 2022Updated 3 years ago
- Compare HDLs☆12Feb 9, 2015Updated 11 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆17Apr 6, 2020Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆96Aug 10, 2018Updated 8 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- IO expansion board compatible with Digilent Arty A7☆14Aug 7, 2023Updated 3 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- Beautiful high-density 5x8 bitmap font optimized for readability☆22Oct 5, 2026Updated 2 weeks ago
- This is just a copy so it won't get lost to the sands of time or a deletionist Wikipedia editor in the Wikipedia article on the Expresso …☆22Jul 11, 2012Updated 14 years ago
- playing with XOR video patterns on an FPGA☆13Apr 19, 2021Updated 5 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Here lies the code for the Snow* programming language, currently being rewritten.☆33Jul 17, 2019Updated 7 years ago
- The Critical Path - a rambly FPGA blog☆52Sep 4, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple Makefile based project for WCH's CHV32V range of RISCV uControllers☆14Oct 10, 2026Updated 2 weeks ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆45Apr 11, 2024Updated 2 years ago
- BtSR1 and BJX2 ISA / CPU Architecture☆28Sep 25, 2026Updated last month
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆65Nov 5, 2021Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 8 months ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated 2 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆48Dec 4, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fast, feature-rich, RISC-V RVA22/RVA23 SoC emulator; runs Ubuntu etc. and more☆15Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- ☆13Nov 29, 2025Updated 10 months ago
- ☆14Nov 8, 2013Updated 12 years ago
- stock debian riscv64 linux for the starfive visionfive v2☆14Oct 11, 2024Updated 2 years ago
- ☆15Dec 1, 2014Updated 11 years ago
- ☆10Feb 9, 2022Updated 4 years ago