Alternatives and similar repositories for vscode-tcl

Users that are interested in vscode-tcl are comparing it to the libraries listed below

• conej730 / vscode-tcl-debug
  Tcl Debug extension for VS Code
  ☆26Updated last year
• ActiveState / tdk
  Tcl Dev Kit (TDK)
  ☆75Updated last year
• puremourning / TclProDebug
  Upgrade of debugger from classic TclPro to Tcl 8.5+
  ☆18Updated 3 years ago
• ActiveState / teapot
  Tcl TEApot
  ☆49Updated 3 years ago
• tcltk / tcllib
  tcllib (Mirror of core.tcl-lang.org).
  ☆145Updated 3 months ago
• flightaware / tcl.gd
  Feature-complete Tcl interface to GD graphics drawing library
  ☆18Updated 3 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆117Updated 2 weeks ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆22Updated 4 years ago
• flightaware / TclProDebug
  Upgrade of debugger from classic TclPro to Tcl 8.5+
  ☆35Updated 7 years ago
• apnadkarni / ruff
  Documentation generator for Tcl
  ☆17Updated 6 months ago
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆37Updated 3 weeks ago
• tcltk / tklib
  tklib (Mirror of core.tcl-lang.org)
  ☆48Updated last week
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated last month
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆61Updated this week
• gvekony / sv-1800-2012
  IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…
  ☆32Updated 6 months ago
• nmoroze / tclint
  Modern dev tools for Tcl • includes a linter, formatter, and editor integration.
  ☆55Updated 2 weeks ago
• bmpenuelas / systemverilog-formatter-vscode
  Beautify SystemVerilog code in VSCode through Verible
  ☆20Updated last month
• gnucap / gnucap
  gnucap mirror (read only)
  ☆26Updated last week
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆116Updated last month
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆99Updated 6 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆189Updated 2 years ago
• ray2501 / Tcl-Related-Link
  Tcl Related Link
  ☆42Updated 3 months ago
• liyanqing1987 / libView
  libView is a GUI tool for library file cell information view and comparison.
  ☆24Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• chipsalliance / AIB-specification
  Home of the Advanced Interface Bus (AIB) specification.
  ☆52Updated 2 years ago
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆63Updated 5 years ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• edaplayground / eda-playground
  EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
  ☆62Updated last month
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆92Updated 3 years ago
• google / skywater-pdk-libs-sky130_fd_sc_hd
  "High density" digital standard cells for SKY130 provided by SkyWater.
  ☆16Updated 2 years ago