Alternatives and similar repositories for vscode-tcl:

Users that are interested in vscode-tcl are comparing it to the libraries listed below

• conej730 / vscode-tcl-debug
  Tcl Debug extension for VS Code
  ☆27Updated last year
• tcltk / tcllib
  tcllib (Mirror of core.tcl-lang.org).
  ☆143Updated this week
• ActiveState / tdk
  Tcl Dev Kit (TDK)
  ☆69Updated 8 months ago
• flightaware / cpptcl
  C++ library for interoperability between C++ and TCL
  ☆54Updated 2 months ago
• google / skywater-pdk-libs-sky130_fd_sc_hd
  "High density" digital standard cells for SKY130 provided by SkyWater.
  ☆15Updated last year
• ActiveState / teapot
  Tcl TEApot
  ☆46Updated 2 years ago
• tcltk / itcl
  An object-oriented extension to Tcl. (Mirror of core.tcl-lang.org).
  ☆29Updated 3 weeks ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆112Updated 2 weeks ago
• tcltk / tklib
  tklib (Mirror of core.tcl-lang.org)
  ☆48Updated this week
• flightaware / TclProDebug
  Upgrade of debugger from classic TclPro to Tcl 8.5+
  ☆33Updated 6 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆49Updated 7 years ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆95Updated 2 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆55Updated 3 months ago
• tcltk / thread
  Thread Handling For Tcl (Mirror of core.tcl-lang.org).
  ☆21Updated last week
• sgherbst / anasymod
  A framework for FPGA emulation of mixed-signal systems
  ☆34Updated 3 years ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• chipsalliance / AIB-specification
  Home of the Advanced Interface Bus (AIB) specification.
  ☆49Updated 2 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆79Updated this week
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆48Updated last month
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆112Updated 9 months ago
• gvekony / sv-1800-2012
  IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…
  ☆32Updated 2 months ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆16Updated 6 months ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆56Updated 7 months ago
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆12Updated 5 years ago
• aidanhs / libtclpy
  ☆42Updated 4 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 8 months ago
• efabless / mpw_precheck
  ☆36Updated 3 months ago
• eda-ricercatore / Modica-SRAM
  Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…
  ☆15Updated 3 years ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆16Updated last week
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆30Updated this week