Alternatives and similar repositories for vscode-tcl

Users that are interested in vscode-tcl are comparing it to the libraries listed below

• conej730 / vscode-tcl-debug
  Tcl Debug extension for VS Code
  ☆26Updated 2 years ago
• tcltk / tcllib
  tcllib (Mirror of core.tcl-lang.org).
  ☆157Updated this week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆128Updated last week
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆138Updated 2 months ago
• gvekony / sv-1800-2012
  IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…
  ☆33Updated last year
• nmoroze / tclint
  Modern dev tools for Tcl • includes a linter, formatter, and editor integration.
  ☆85Updated last month
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated last year
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• edaplayground / eda-playground
  EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
  ☆67Updated this week
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆66Updated 6 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆23Updated 5 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 months ago
• GordonMcGregor / vcd_parser
  A VCD parser object
  ☆40Updated 12 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆89Updated last year
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆63Updated last year
• google / open-source-pdks
  Index of the fully open source process design kits (PDKs) maintained by Google.
  ☆109Updated 3 years ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆105Updated last year
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• KenKundert / svg_schematic
  Generate SVG schematics and block diagrams without a mouse.
  ☆31Updated 7 months ago
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆107Updated last year
• The-OpenROAD-Project / OpenDP
  Open Source Detailed Placement engine
  ☆12Updated 5 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆40Updated last week
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated 2 years ago
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆38Updated 3 weeks ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated last year
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆123Updated 5 years ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆148Updated 11 months ago
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 6 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆59Updated 3 years ago