Alternatives and similar repositories for vscode-tcl:

Users that are interested in vscode-tcl are comparing it to the libraries listed below

• conej730 / vscode-tcl-debug
  Tcl Debug extension for VS Code
  ☆27Updated last year
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆113Updated last week
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 4 months ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• flightaware / tclreadline
  GNU readline for interactive Tcl shells
  ☆61Updated this week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆87Updated this week
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• olagrottvik / bust
  Utility for creating and modifying VHDL bus slave modules
  ☆9Updated this week
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆54Updated this week
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆56Updated 8 months ago
• tcltk / tcllib
  tcllib (Mirror of core.tcl-lang.org).
  ☆144Updated last week
• TheOneKevin / icarusext
  iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.
  ☆11Updated last year
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆22Updated 4 years ago
• google / skywater-pdk-libs-sky130_fd_sc_hd
  "High density" digital standard cells for SKY130 provided by SkyWater.
  ☆15Updated last year
• verilator / verilator-announce
  Announcements related to Verilator
  ☆39Updated 4 years ago
• gvekony / sv-1800-2012
  IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…
  ☆32Updated 3 months ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆56Updated 3 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆43Updated 4 months ago
• chipsalliance / AIB-specification
  Home of the Advanced Interface Bus (AIB) specification.
  ☆49Updated 2 years ago
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆51Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 11 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆187Updated 2 years ago
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆36Updated 6 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆61Updated last year
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 10 months ago
• ActiveState / tdk
  Tcl Dev Kit (TDK)
  ☆69Updated 9 months ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆113Updated 10 months ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆110Updated 4 years ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆27Updated this week
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆49Updated last week