bitwisecook / vscode-tclLinks
Tcl for Visual Studio Code
☆43Updated 2 years ago
Alternatives and similar repositories for vscode-tcl
Users that are interested in vscode-tcl are comparing it to the libraries listed below
Sorting:
- Tcl Debug extension for VS Code☆28Updated 2 years ago
- EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL☆66Updated 2 weeks ago
- tcllib (Mirror of core.tcl-lang.org).☆148Updated last month
- GNU readline for interactive Tcl shells☆68Updated last month
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated 3 weeks ago
- Upgrade of debugger from classic TclPro to Tcl 8.5+☆19Updated 4 years ago
- Render waveforms inside VSCode with WaveDrom☆38Updated 4 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆63Updated 8 months ago
- SystemVerilog grammar for tree-sitter☆108Updated 10 months ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Updated 2 years ago
- XCircuit circuit drawing and schematic capture tool☆125Updated 5 months ago
- libView is a GUI tool for library file cell information view and comparison.☆25Updated 2 years ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆32Updated 10 months ago
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆220Updated last week
- Open source implementation of a Verilog formatter☆181Updated 3 years ago
- HDL symbol generator☆194Updated 2 years ago
- Modern dev tools for Tcl • includes a linter, formatter, and editor integration.☆70Updated last week
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 5 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆104Updated 3 years ago
- VHDL grammar for tree-sitter☆31Updated last year
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆67Updated this week
- HDL support for VS Code☆337Updated this week
- Generate SVG schematics and block diagrams without a mouse.☆30Updated 3 months ago
- ☆150Updated 2 years ago
- SystemVerilog plugin for Sublime Text☆49Updated 2 weeks ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- SystemVerilog support in VS Code☆142Updated 7 months ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆79Updated 8 years ago
- Code used in☆197Updated 8 years ago