bitwisecook / vscode-tcl

Related projects ⓘ

Alternatives and complementary repositories for vscode-tcl

• conej730 / vscode-tcl-debug
  Tcl Debug extension for VS Code
  ☆27Updated last year
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆30Updated 10 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆109Updated 3 weeks ago
• sgherbst / anasymod
  A framework for FPGA emulation of mixed-signal systems
  ☆34Updated 3 years ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆93Updated this week
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆24Updated last week
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆110Updated 7 months ago
• parallella / openeda
  Open source EDA chip design flow
  ☆46Updated 7 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆51Updated last week
• jonpry / Pill
  Skill language interpreter
  ☆57Updated 4 years ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆28Updated last year
• efabless / mpw_precheck
  ☆37Updated last month
• Bryce-Readyhough / caravel_UNCC_MPW_1
  This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…
  ☆10Updated last year
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆46Updated last week
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆36Updated 3 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆65Updated this week
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆13Updated 3 months ago
• zyedidia / riscinator
  A tiny 3-stage RISC-V core written in Chisel.
  ☆12Updated last year
• ra3xdh / qucsator_rf
  Qucsator-RF is RF circuit simulation kernel for Qucs-S
  ☆13Updated 2 weeks ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 6 months ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆23Updated 4 years ago
• openhwgroup / riscv_vm
  Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board
  ☆14Updated last year
• Qucs / qucsator
  Circuit simulator of the Qucs project
  ☆24Updated 7 months ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆90Updated 2 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last month
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 3 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆101Updated 8 months ago
• chipsalliance / AIB-specification
  Home of the Advanced Interface Bus (AIB) specification.
  ☆49Updated 2 years ago