bitwisecook / vscode-tclLinks
Tcl for Visual Studio Code
☆43Updated 2 years ago
Alternatives and similar repositories for vscode-tcl
Users that are interested in vscode-tcl are comparing it to the libraries listed below
Sorting:
- Tcl Debug extension for VS Code☆28Updated 2 years ago
- tcllib (Mirror of core.tcl-lang.org).☆149Updated 2 months ago
- XCircuit circuit drawing and schematic capture tool☆124Updated 6 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆123Updated this week
- GNU readline for interactive Tcl shells☆67Updated 2 months ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Updated 2 years ago
- gnucap mirror (read only)☆29Updated last month
- EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL☆66Updated last month
- Tcl Dev Kit (TDK)☆80Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google.☆104Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆32Updated 11 months ago
- Home of the Advanced Interface Bus (AIB) specification.☆55Updated 3 years ago
- Modern dev tools for Tcl • includes a linter, formatter, and editor integration.☆70Updated this week
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 5 years ago
- Open source implementation of a Verilog formatter☆182Updated 3 years ago
- ☆112Updated 4 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- A VCD parser object☆39Updated 12 years ago
- mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice☆221Updated this week
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆33Updated 4 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- FPGA tool performance profiling☆102Updated last year
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆102Updated last year
- Open Source Detailed Placement engine☆12Updated 5 years ago