Alternatives and similar repositories for tclint

Users that are interested in tclint are comparing it to the libraries listed below

• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆99Updated 6 months ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆91Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆117Updated 2 weeks ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• verilator / verilator-announce
  Announcements related to Verilator
  ☆39Updated 5 years ago
• antmicro / sv-bugpoint
  ☆26Updated last month
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆58Updated 4 months ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆35Updated 3 weeks ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆114Updated last year
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆223Updated last week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆64Updated 2 weeks ago
• pieter3d / simview
  ☆79Updated last year
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 4 months ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆120Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 7 months ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆50Updated last week
• efabless / mpw_precheck
  ☆40Updated 3 months ago
• alainmarcel / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆17Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆117Updated last week
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆92Updated 3 years ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆69Updated this week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆103Updated last week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆147Updated 11 months ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆60Updated 3 years ago
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆30Updated last month
• pulp-platform / svase
  ☆32Updated 4 months ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆151Updated 3 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆61Updated last week