Alternatives and similar repositories for tclint

Users that are interested in tclint are comparing it to the libraries listed below

• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆105Updated 8 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆62Updated 6 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆121Updated 2 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated 2 months ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆122Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆224Updated last week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆112Updated this week
• phanrahan / magma
  magma circuits
  ☆261Updated 9 months ago
• rubund / graywolf
  ☆112Updated 4 years ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆403Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆148Updated last week
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 3 months ago
• parallaxsw / OpenSTA
  ☆78Updated last week
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆50Updated last week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆81Updated 3 months ago
• verilator / verilator-announce
  Announcements related to Verilator
  ☆39Updated 5 years ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• alexander-forster / cohdl
  A Python to VHDL compiler
  ☆16Updated 3 months ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆117Updated last week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated last year
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆221Updated last week
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆96Updated 3 years ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆216Updated 9 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 9 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆154Updated last month
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆106Updated 4 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆38Updated 2 weeks ago
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆49Updated 3 weeks ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆206Updated 4 months ago