Alternatives and similar repositories for tclint

Users that are interested in tclint are comparing it to the libraries listed below

• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 3 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆120Updated last month
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆102Updated 8 months ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆121Updated last year
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆40Updated last year
• jonpry / Pill
  Skill language interpreter
  ☆66Updated 4 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆93Updated 3 years ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆64Updated last week
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆50Updated 2 weeks ago
• rubund / graywolf
  ☆113Updated 4 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆60Updated 5 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆111Updated this week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆68Updated this week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• eclufsc / libertyParser
  Mirror of Synopsys's Liberty parser library
  ☆22Updated 7 years ago
• verilator / verilator-announce
  Announcements related to Verilator
  ☆39Updated 5 years ago
• snishizawa / libretto
  Characterizer
  ☆28Updated last month
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆161Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆135Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆81Updated 3 months ago
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆57Updated 3 weeks ago
• parallaxsw / OpenSTA
  ☆73Updated last week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated last month
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆37Updated last week
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆123Updated last month
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆94Updated 2 years ago
• pieter3d / simview
  ☆79Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago