Alternatives and similar repositories for vscode-tcl-debug:

Users that are interested in vscode-tcl-debug are comparing it to the libraries listed below

• bitwisecook / vscode-tcl
  Tcl for Visual Studio Code
  ☆40Updated last year
• ActiveState / tdk
  Tcl Dev Kit (TDK)
  ☆69Updated 9 months ago
• ray2501 / Tcl-Related-Link
  Tcl Related Link
  ☆41Updated last week
• flightaware / TclProDebug
  Upgrade of debugger from classic TclPro to Tcl 8.5+
  ☆33Updated 6 years ago
• RubyLane / rl_json
  Extends Tcl with a json value type and a command to manipulate json values directly. Similar in spirit to how the dict command manipulat…
  ☆48Updated 6 months ago
• ActiveState / teapot
  Tcl TEApot
  ☆46Updated 2 years ago
• flightaware / cpptcl
  C++ library for interoperability between C++ and TCL
  ☆54Updated 3 months ago
• tcltk / tcllib
  tcllib (Mirror of core.tcl-lang.org).
  ☆144Updated last week
• flightaware / tclreadline
  GNU readline for interactive Tcl shells
  ☆61Updated last week
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆17Updated 7 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆54Updated this week
• Minres / SystemC-Quickstart
  A simple C++ CMake project to jump-start development of SystemC models and systems
  ☆24Updated 2 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆200Updated this week
• rochus-keller / Coco
  Compiler Generator Coco/R modified for VerilogEbnf
  ☆9Updated 5 years ago
• accellera-official / systemc-common-practices
  SystemC Common Practices (SCP)
  ☆27Updated 2 months ago
• tobijk / caius
  A functional testing framework in object-oriented Tcl
  ☆26Updated 2 years ago
• tcltk / tklib
  tklib (Mirror of core.tcl-lang.org)
  ☆49Updated last month
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆113Updated last week
• coverify / euvm
  Embedded UVM (D Language port of IEEE UVM 1.0)
  ☆31Updated 5 months ago
• riscv / docs-spec-template
  ☆24Updated last month
• kevinpt / symbolator
  HDL symbol generator
  ☆187Updated 2 years ago
• verilator / verilator-announce
  Announcements related to Verilator
  ☆39Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆50Updated 7 years ago
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆84Updated 5 months ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆72Updated 5 months ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆205Updated 2 months ago
• lowRISC / lowrisc-toolchains
  UNSUPPORTED INTERNAL toolchain builds
  ☆33Updated 4 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆67Updated 10 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆61Updated last year
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆196Updated 3 months ago