Alternatives and similar repositories for vscode-tcl-debug

Users that are interested in vscode-tcl-debug are comparing it to the libraries listed below

• bitwisecook / vscode-tcl
  Tcl for Visual Studio Code
  ☆43Updated 2 years ago
• tcltk / tcllib
  tcllib (Mirror of core.tcl-lang.org).
  ☆148Updated 3 weeks ago
• coverify / euvm
  Embedded UVM (D Language port of IEEE UVM 1.0)
  ☆32Updated 3 months ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆97Updated 3 years ago
• rubund / graywolf
  ☆112Updated 4 years ago
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆14Updated 6 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆76Updated 4 months ago
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆49Updated last week
• edaplayground / eda-playground
  EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
  ☆65Updated 2 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆228Updated last week
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆34Updated 5 months ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 5 months ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated 10 months ago
• ActiveState / tdk
  Tcl Dev Kit (TDK)
  ☆78Updated last year
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆27Updated 3 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆65Updated 5 years ago
• flightaware / tcl.gd
  Feature-complete Tcl interface to GD graphics drawing library
  ☆18Updated 3 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆22Updated 5 years ago
• sveditor / sveditor
  SystemVerilog Development Environment
  ☆54Updated 4 years ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆66Updated this week
• legoritma / ipxact-register-generator
  IPXACT Register Map Generator
  ☆11Updated 4 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆90Updated 4 years ago
• chipsalliance / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆40Updated this week
• optimsoc / optimsoc
  OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores
  ☆85Updated 4 years ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆69Updated 11 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆122Updated this week
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 5 years ago