conej730 / vscode-tcl-debug

Related projects ⓘ

Alternatives and complementary repositories for vscode-tcl-debug

• bitwisecook / vscode-tcl
  Tcl for Visual Studio Code
  ☆39Updated last year
• ActiveState / teapot
  Tcl TEApot
  ☆46Updated 2 years ago
• ActiveState / tdk
  Tcl Dev Kit (TDK)
  ☆69Updated 6 months ago
• flightaware / tclreadline
  GNU readline for interactive Tcl shells
  ☆59Updated last month
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆13Updated 4 months ago
• flightaware / TclProDebug
  Upgrade of debugger from classic TclPro to Tcl 8.5+
  ☆32Updated 6 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• ray2501 / Tcl-Related-Link
  Tcl Related Link
  ☆42Updated last week
• google / skywater-pdk-libs-sky130_fd_sc_hd
  "High density" digital standard cells for SKY130 provided by SkyWater.
  ☆15Updated last year
• olagrottvik / bust
  Utility for creating and modifying VHDL bus slave modules
  ☆8Updated last month
• apnadkarni / tcl-cffi
  A Foreign Function Interface extension for Tcl
  ☆15Updated 2 weeks ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆52Updated last week
• tcltk / tklib
  tklib (Mirror of core.tcl-lang.org)
  ☆47Updated this week
• parallella / openeda
  Open source EDA chip design flow
  ☆46Updated 7 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆66Updated this week
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆72Updated 2 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆194Updated last month
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆76Updated 2 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆90Updated 2 years ago
• suewonjp / tclsh-wrapper
  A tiny wrapper for Tcl/Tk's tclsh and wish
  ☆23Updated 6 years ago
• tcltk / tcllib
  tcllib (Mirror of core.tcl-lang.org).
  ☆140Updated this week
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆93Updated last week
• balanx / vbpp
  Verilog PreProcessor.
  ☆10Updated 9 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 7 years ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆111Updated 7 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆81Updated 6 months ago
• Dash-OS / tcl-modules
  A collection of pure Tcl, production-ready micro packages
  ☆30Updated 6 years ago
• tcltk / bwidget
  BWidget (Mirror of core.tcl-lang.org).
  ☆14Updated 3 weeks ago