conej730 / vscode-tcl-debug
Tcl Debug extension for VS Code
☆27Updated last year
Alternatives and similar repositories for vscode-tcl-debug:
Users that are interested in vscode-tcl-debug are comparing it to the libraries listed below
- C++ library for interoperability between C++ and TCL☆54Updated 2 months ago
- Tcl for Visual Studio Code☆40Updated last year
- Tcl Dev Kit (TDK)☆69Updated 8 months ago
- Tcl TEApot☆46Updated 2 years ago
- GNU readline for interactive Tcl shells☆59Updated 2 months ago
- tcllib (Mirror of core.tcl-lang.org).☆143Updated this week
- Upgrade of debugger from classic TclPro to Tcl 8.5+☆33Updated 6 years ago
- Open source EDA chip design flow☆49Updated 7 years ago
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆12Updated 5 years ago
- Tcl package that provides access to a Python interpreter☆15Updated 2 years ago
- Custom 64-bit pipelined RISC processor☆16Updated 6 months ago
- tklib (Mirror of core.tcl-lang.org)☆48Updated this week
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆55Updated 3 months ago
- Tcl Related Link☆42Updated last month
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆197Updated last month
- A functional testing framework in object-oriented Tcl☆26Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆80Updated 8 months ago
- Parsing library for BLIF netlists☆18Updated 2 months ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆15Updated 3 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆33Updated last month
- The OpenRISC 1000 architectural simulator☆72Updated 4 months ago
- Extended and external tests for Verilator testing☆16Updated last week
- ☆11Updated 4 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆72Updated 2 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 7 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆112Updated 2 weeks ago
- Announcements related to Verilator☆38Updated 4 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆15Updated last year