Alternatives and similar repositories for vscode-tcl-debug

Users that are interested in vscode-tcl-debug are comparing it to the libraries listed below

• bitwisecook / vscode-tcl
  Tcl for Visual Studio Code
  ☆42Updated last year
• ActiveState / tdk
  Tcl Dev Kit (TDK)
  ☆75Updated last year
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆76Updated 2 months ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆18Updated 11 months ago
• rochus-keller / Coco
  Compiler Generator Coco/R modified for VerilogEbnf
  ☆9Updated 5 years ago
• Minres / SystemC-Quickstart
  A simple C++ CMake project to jump-start development of SystemC models and systems
  ☆26Updated 7 months ago
• tcltk / tcllib
  tcllib (Mirror of core.tcl-lang.org).
  ☆145Updated last month
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆13Updated 6 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• eda-ricercatore / Modica-SRAM
  Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…
  ☆15Updated 4 years ago
• ActiveState / teapot
  Tcl TEApot
  ☆49Updated 3 years ago
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆52Updated last year
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆218Updated this week
• kmatze / TclTkIDE
  tcl/tk ide for windows
  ☆11Updated 8 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• gitpan / Verilog-Perl
  Read-only release history for Verilog-Perl
  ☆14Updated 10 years ago
• puorc / awesome-vhdl
  vhdl extension for visual studio code
  ☆60Updated 7 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 8 years ago
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆64Updated 5 years ago
• freecores / amber
  Amber ARM-compatible core
  ☆15Updated 10 years ago
• ray2501 / Tcl-Related-Link
  Tcl Related Link
  ☆43Updated 4 months ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆64Updated last week
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆68Updated 10 years ago
• zyedidia / riscinator
  A tiny 3-stage RISC-V core written in Chisel.
  ☆13Updated 2 years ago
• coverify / euvm
  Embedded UVM (D Language port of IEEE UVM 1.0)
  ☆32Updated last month
• nmoroze / tclint
  Modern dev tools for Tcl • includes a linter, formatter, and editor integration.
  ☆59Updated 2 weeks ago
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆79Updated 2 years ago
• lowRISC / lowrisc-toolchains
  UNSUPPORTED INTERNAL toolchain builds
  ☆43Updated this week
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• edaplayground / eda-playground
  EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
  ☆62Updated 2 weeks ago