TensorRight: Automated Verification of Tensor Graph Rewrites
☆28Oct 3, 2026Updated 3 weeks ago
Alternatives and similar repositories for TensorRight
Users that are interested in TensorRight are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The implementation of an SMTLib dialect for xDSL☆19Apr 16, 2026Updated 6 months ago
- A translation validation framework for MLIR☆104Mar 19, 2025Updated last year
- Lean 4 framework for reasoning about Triton-style kernels.☆29Updated this week
- ☆16Jun 1, 2026Updated 4 months ago
- A verification tool for ensuring parallelization equivalence in distributed model training.☆14Sep 17, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- Verified graph rewriting (for dataflow circuits).☆29Oct 4, 2026Updated 3 weeks ago
- ☆21Updated this week
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆16Mar 19, 2023Updated 3 years ago
- Top-level repository of ACT Ecosystem☆36Oct 20, 2026Updated last week
- A Lean implementation of Interaction Trees☆19Jan 13, 2025Updated last year
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆22Nov 20, 2025Updated 11 months ago
- Optimizing Tensor Computation Graphs with Equality Saturation and Monte Carlo Tree Search☆15Aug 9, 2024Updated 2 years ago
- Examples of refining software and circuit implementations from their specifications in the style of the Bird-Meertens formalism.☆17Oct 15, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆25Oct 20, 2026Updated last week
- Repository for the course Logical Verification 2019–2020 at VU Amsterdam☆13Dec 16, 2019Updated 6 years ago
- A pipeline that translates Rust GPU code into formal Coq models, as a foundation for memory model proofs☆134Jul 18, 2026Updated 3 months ago
- My Blog☆18Oct 17, 2026Updated last week
- E-Graphs, natively in MLIR☆48Oct 22, 2026Updated last week
- Persistent Containers and Iterators for C++☆14Oct 12, 2026Updated 2 weeks ago
- ☆10Apr 20, 2026Updated 6 months ago
- ☆20Jan 20, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆50Sep 24, 2026Updated last month
- FLOPS: Formalization in the Lean Theorem Prover of the P3109 Standard☆22Jul 28, 2026Updated 3 months ago
- ☆10Jan 11, 2019Updated 7 years ago
- Experiment with synthetic domain theory in cubical agda☆16Nov 8, 2022Updated 3 years ago
- End-to-end Verified Polyhedral Compilation☆25Sep 7, 2026Updated last month
- ☆17Apr 15, 2025Updated last year
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- [ASPLOS 2026, Best Paper Honorable Mention] Highly Automated Verification of Security Properties for Unmodified System Software☆21Oct 21, 2026Updated last week
- Verified Intermediate Representation☆133Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- MLIR+EqSat☆32Jan 10, 2026Updated 9 months ago
- Formalization of CBPV extended with effect and coeffect tracking☆18Aug 30, 2024Updated 2 years ago
- Bring fusion to everyone☆15Feb 6, 2020Updated 6 years ago
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆12Updated this week
- ☆17Jul 6, 2026Updated 3 months ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week