My Neovim & TMUX & Terminal setup on Ubuntu 22.04 LTS for C/C++/Verilog/System Verilog Development
☆17Feb 13, 2024Updated 2 years ago
Alternatives and similar repositories for MyDevEnvFile
Users that are interested in MyDevEnvFile are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- my emacs config☆13Mar 12, 2026Updated 3 months ago
- An Arcade PC Controller for SDVX. At the same time, the scheme is compatible with O.N.G.E.K.I Controller and IIDX Controller.☆48May 1, 2023Updated 3 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- ☆37Mar 20, 2025Updated last year
- Implementing the MATLAB example using 5G toolbox and Deep Learning Tolbox☆15Sep 1, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- hpm apps for hpm sdk☆29Jun 22, 2026Updated last week
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated last year
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- CPU + xv6 + compiler☆18Feb 7, 2018Updated 8 years ago
- A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sit…☆27May 27, 2024Updated 2 years ago
- GPT-5 and Opus 4.1 implementations of one-shot coding examples☆18Jun 23, 2026Updated last week
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆19Jul 22, 2021Updated 4 years ago
- personal blog and notes☆13Jan 25, 2026Updated 5 months ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 5 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 6 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated 3 months ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- Portable C standard library re-entrant hash table search functions.☆11Sep 2, 2021Updated 4 years ago
- 5G NR LDPC MATLAB implementation☆36May 31, 2024Updated 2 years ago
- ☆19May 1, 2023Updated 3 years ago
- My personal Emacs configuration☆32Jun 21, 2026Updated last week
- ☆12Dec 23, 2025Updated 6 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆35Jun 1, 2026Updated last month
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generate testbench for your verilog module.☆12Sep 12, 2018Updated 7 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- Nix flake for more up-to-date versions of EDA tools☆27Jun 15, 2026Updated 2 weeks ago
- a simple FPGA xdma demo based Memblaze☆25May 29, 2023Updated 3 years ago
- All the exercises I have done for the Learn C The Hard Way book☆38Jul 24, 2018Updated 7 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆23Jun 14, 2026Updated 2 weeks ago