My Neovim & TMUX & Terminal setup on Ubuntu 22.04 LTS for C/C++/Verilog/System Verilog Development
☆16Feb 13, 2024Updated 2 years ago
Alternatives and similar repositories for MyDevEnvFile
Users that are interested in MyDevEnvFile are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- my emacs config☆13Mar 12, 2026Updated last week
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- ☆33Mar 20, 2025Updated last year
- Implementing the MATLAB example using 5G toolbox and Deep Learning Tolbox☆15Sep 1, 2021Updated 4 years ago
- hpm apps for hpm sdk☆24Dec 25, 2025Updated 2 months ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated 9 months ago
- Toolchain for OS X host and armv8l-linux-gnueabihf target optimized for cortex-a53 (Raspberry Pi 3)☆11Nov 3, 2018Updated 7 years ago
- an alsa-plugin that utiliizes LADSPA☆14Dec 18, 2025Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sit…☆25May 27, 2024Updated last year
- ☆20Dec 11, 2022Updated 3 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆20Mar 7, 2024Updated 2 years ago
- GPT-5 and Opus 4.1 implementations of one-shot coding examples☆18Mar 11, 2026Updated last week
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago
- The code repository of DGCNN on FPGA: Acceleration of The Point Cloud Classifier Using FPGAs☆17Mar 6, 2023Updated 3 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆19Jul 22, 2021Updated 4 years ago
- personal blog and notes☆14Jan 25, 2026Updated last month
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 2 months ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 3 months ago
- ☆24Oct 18, 2022Updated 3 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- Development Package for the Hardware API for Lightweight Cryptography☆18Mar 27, 2025Updated 11 months ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated 9 months ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- 5G NR LDPC MATLAB implementation☆33May 31, 2024Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- Portable C standard library re-entrant hash table search functions.☆11Sep 2, 2021Updated 4 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆20Mar 16, 2026Updated last week
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month
- ☆19May 1, 2023Updated 2 years ago
- My personal Emacs configuration☆31Mar 15, 2026Updated last week
- ☆11Dec 23, 2025Updated 3 months ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago