☆70Jul 13, 2026Updated 2 months ago
Alternatives and similar repositories for tiny-gpu
Users that are interested in tiny-gpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆124Jun 14, 2026Updated 3 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Sep 9, 2026Updated 3 weeks ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Jun 19, 2026Updated 3 months ago
- ☆14Jun 22, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated last month
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆88Oct 18, 2025Updated 11 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆24Updated this week
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- ☆18Oct 29, 2021Updated 4 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- ☆21Sep 23, 2026Updated last week
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆21Sep 17, 2026Updated 2 weeks ago
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 3 months ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) using SystemVerilog (IEEE 1800.2-2017) with…☆25May 31, 2026Updated 4 months ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 8 months ago
- Virtual Machine for analog with the open source Sky130A PDK☆83Nov 10, 2025Updated 10 months ago
- CoreSmith is a Prompt to GDS Agentic Flow☆46Updated this week
- ☆25Jun 23, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Modular RISC-V implementation & SoC☆22Aug 29, 2026Updated last month
- Learn UVM by small projects☆24Aug 31, 2021Updated 5 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- Regex Engine using SIMD and Roaring-Bitmaps☆11Dec 26, 2022Updated 3 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- A library of open PDK packages☆135Sep 28, 2026Updated last week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated last month
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆47Jun 30, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- Interactive 3D Layout Viewer for GDSII☆20Jun 14, 2024Updated 2 years ago
- ☆21Oct 28, 2024Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- A public domain IBIS-AMI model creation infrastructure for all to share.☆21Feb 13, 2025Updated last year
- Active Learning Interface for Circuits and Electronics☆20Feb 18, 2023Updated 3 years ago