8-bit CPU
☆38Apr 5, 2026Updated 3 months ago
Alternatives and similar repositories for tcpu
Users that are interested in tcpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LLM and Terminal inside VSCode for the Web☆16Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Noir support for Zed☆11Mar 23, 2026Updated 3 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆19May 27, 2026Updated last month
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- ☆13Nov 10, 2023Updated 2 years ago
- ZKPassport Monorepo☆35Updated this week
- ☆14Sep 29, 2024Updated last year
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Better assertion macros for pure Huff tests.☆19Oct 2, 2023Updated 2 years ago
- A Hardhat plugin to test Huff contracts☆15Jan 8, 2024Updated 2 years ago
- A Swiss knife for Noir☆17Jun 2, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cutting edge on-chain dark pool☆20Sep 26, 2025Updated 9 months ago
- ☆12Nov 3, 2021Updated 4 years ago
- SPIFlashProgrammer is a small and fast SPI Flash programming tool that's designed to be easy to use☆16May 15, 2023Updated 3 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆19Jun 26, 2026Updated 2 weeks ago
- ☆25Nov 11, 2025Updated 8 months ago
- CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.☆35Updated this week
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆25Jan 24, 2026Updated 5 months ago
- Arduino based SPI flash programmer.☆16May 25, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- BN254 Pairing Implementation in Noir☆23Aug 23, 2023Updated 2 years ago
- Android Auto Stub☆11May 30, 2022Updated 4 years ago
- Regex Engine using SIMD and Roaring-Bitmaps☆11Dec 26, 2022Updated 3 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Efficient beacon chain batch deposit contract written in huff☆22Oct 1, 2023Updated 2 years ago
- Production build of Gauss Labs' MP-PSI API using 2PC and FHE☆17Apr 16, 2024Updated 2 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆22Updated this week
- Rust crate to generate and verify proofs for Noir circuits☆29Updated this week
- Aztecscan - the Aztec block explorer.☆16Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- A Huff compiler implemented in Racket☆23Mar 7, 2025Updated last year
- Source code for the CPU-Free model - a fully autonomous execution model for multi-GPU applications that completely excludes the involveme…☆21Apr 25, 2024Updated 2 years ago
- ☆10Aug 25, 2022Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Open source process design kit for 28nm open process☆86Apr 23, 2024Updated 2 years ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆79Oct 18, 2025Updated 8 months ago