intel / pinball2elf
☆37Updated 4 months ago
Alternatives and similar repositories for pinball2elf:
Users that are interested in pinball2elf are comparing it to the libraries listed below
- A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…☆40Updated 4 months ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆13Updated 5 years ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 5 years ago
- HW interface for memory caches☆26Updated 5 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆21Updated 7 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆36Updated 11 years ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- ☆18Updated 5 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆14Updated last year
- Interprocedural Basic Block Code Layout Optimization☆18Updated 6 years ago
- bogo for ASPLOS'19☆9Updated 6 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- GPUReplay, ASPLOS 2022☆36Updated 3 years ago
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆96Updated last year
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆139Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆21Updated 7 years ago
- PARSEC 3.0 benchmark suite☆11Updated 6 years ago
- Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.☆48Updated 3 months ago
- Function Merging & Branch Fusion☆19Updated 6 years ago
- ☆17Updated 2 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 5 years ago
- ARMv8 performance monitor from userspace☆77Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Automatic Binary Parallelisation☆43Updated 2 months ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 9 years ago
- Delta Pointers: Buffer Overflow Checks Without the Checks (EuroSys'18)☆52Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago