impedimentToProgress / MiBench2
MiBench ported for IoT devices
☆17Updated last year
Alternatives and similar repositories for MiBench2:
Users that are interested in MiBench2 are comparing it to the libraries listed below
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- TeleBench™ is a suite of benchmarks that allows the users to approximate the performance of processors in modem and related fixed-telecom…☆12Updated 4 years ago
- The MiBench testsuite, extended for use in general embedded environments☆90Updated 12 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆63Updated last year
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- rmem public repo☆41Updated last week
- ☆31Updated last year
- ☆11Updated last year
- ☆16Updated 5 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆47Updated 2 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 4 months ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆35Updated 2 weeks ago
- ☆80Updated 2 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆17Updated 3 months ago
- Tests for verifying compliance of RMM implementations☆18Updated 3 weeks ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 2 years ago
- CERE: Codelet Extractor and REplayer☆40Updated last year
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆27Updated 3 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆16Updated 4 months ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆138Updated 4 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆14Updated 7 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- ☆31Updated 3 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆13Updated 2 weeks ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 6 months ago
- CHERI ISA Specification☆24Updated 8 months ago