scalable-analyses / smeLinks
☆26Updated 2 months ago
Alternatives and similar repositories for sme
Users that are interested in sme are comparing it to the libraries listed below
Sorting:
- CPU micro benchmarks☆58Updated last week
- Running linear algebra as fast as possible on Apple silicon☆20Updated last year
- ☆31Updated 3 years ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆130Updated 5 months ago
- Matrix multiplication on GPUs for matrices stored on a CPU. Similar to cublasXt, but ported to both NVIDIA and AMD GPUs.☆33Updated 2 months ago
- GPU Performance Advisor☆65Updated 2 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆83Updated last year
- A memory profiler for NVIDIA GPUs to explore memory inefficiencies in GPU-accelerated applications.☆25Updated 8 months ago
- TransferBench is a utility capable of benchmarking simultaneous copies between user-specified devices (CPUs/GPUs)☆41Updated last week
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- Code samples related to Intel(R) AMX☆39Updated last year
- ☆40Updated this week
- FP64 equivalent GEMM via Int8 Tensor Cores using the Ozaki scheme☆73Updated 3 months ago
- A simple profiler to count Nvidia PTX assembly instructions of OpenCL/SYCL/CUDA kernels for roofline model analysis.☆55Updated 3 months ago
- ☆14Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆37Updated this week
- Provides a set of benchmarks that can be used to measure the memory bandwidth performance of CPU's☆90Updated last year
- ☆11Updated 2 years ago
- A GPU FP32 computation method with Tensor Cores.☆20Updated 2 years ago
- Instruction latency & throughput profiler for AArch64☆34Updated last year
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 9 months ago
- SYCL Reference Manual☆28Updated last year
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- BLIS fork with kernels for Apple M1. (Perhaps) The first open-source BLAS with Apple Matrix Coprocessor support.☆35Updated 2 years ago
- ☆52Updated 5 years ago
- A repository where GPU applications are aggregated using a common build flow that supports multiple CUDA versions.☆66Updated last month
- ☆44Updated 4 years ago
- Bandwidth test for ROCm☆58Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- ☆36Updated 3 years ago