TinyTapeout / analog-virtualbox-vm-sky130aLinks
Virtual Machine for analog with the open source Sky130A PDK
☆60Updated last month
Alternatives and similar repositories for analog-virtualbox-vm-sky130a
Users that are interested in analog-virtualbox-vm-sky130a are comparing it to the libraries listed below
Sorting:
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Updated last year
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- A Python package to use FPGA development tools programmatically.☆143Updated 9 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 4 months ago
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆25Updated 5 months ago
- Documenting the Lattice ECP5 bit-stream format.☆58Updated 2 years ago
- Verilog package manager written in Rust☆143Updated last year
- Silicon Layout Wizard☆193Updated 3 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated 2 months ago
- ☆59Updated 5 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆170Updated 2 weeks ago
- ☆114Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆75Updated last week
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated 8 months ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆20Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆323Updated 3 weeks ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆260Updated 3 years ago
- Submission template for Tiny Tapeout 03☆22Updated 2 years ago
- VHDL library 4 FPGAs☆182Updated this week
- This repository is for (pre-)release versions of the Revolution EDA.☆57Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago