Shengrong-LSR / HDLBits-Solutions-Verilog
☆52Updated last month
Related projects: ⓘ
- some interesting demos for starters☆59Updated last year
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆108Updated 5 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆123Updated last year
- Convolutional Neural Network RTL-level Design☆25Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆104Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆58Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆66Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆14Updated 3 months ago
- FPGA project☆193Updated 2 years ago
- ☆57Updated last year
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆150Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆59Updated 3 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated last year
- ☆29Updated 3 years ago
- FPGA☆137Updated 2 months ago
- CPU Design Based on RISCV ISA☆70Updated 3 months ago
- ☆39Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 5 years ago
- AXI协议规范中文翻译版☆124Updated 2 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆17Updated last year
- CNN accelerator implemented with Spinal HDL☆128Updated 7 months ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆126Updated 4 years ago
- ☆175Updated 5 months ago
- ☆44Updated last year
- ☆133Updated last month
- ☆81Updated 4 years ago
- upgrade to e203 (a risc-v core)☆36Updated 4 years ago
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆152Updated last year
- ☆112Updated this week