Shengrong-LSR / HDLBits-Solutions-VerilogLinks
☆71Updated last year
Alternatives and similar repositories for HDLBits-Solutions-Verilog
Users that are interested in HDLBits-Solutions-Verilog are comparing it to the libraries listed below
Sorting:
- some interesting demos for starters☆83Updated 2 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆245Updated 9 months ago
- 一个开源的FPGA神经网络加速器。☆172Updated 2 years ago
- FPGA project☆227Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆160Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- ☆62Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆109Updated last week
- FPGA☆158Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 10 months ago
- PYNQ学习资料☆164Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 4 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆82Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆130Updated 3 months ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- 代码在这个库里 Code is here☆57Updated last month
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- ☆58Updated last week
- ☆92Updated 5 years ago
- IC implementation of Systolic Array for TPU☆273Updated 10 months ago
- ☆246Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- ☆38Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆356Updated last year
- ☆54Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 6 months ago