☆86Aug 2, 2024Updated 2 years ago
Alternatives and similar repositories for HDLBits-Solutions-Verilog
Users that are interested in HDLBits-Solutions-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pruning and quantization for SSD. Model compression.☆30Jan 28, 2021Updated 5 years ago
- A PyTorch implementation of Spiking-YOLOv3. Two branches are provided, based on two common PyTorch implementation of YOLOv3(ultralytics/y…☆226Mar 23, 2021Updated 5 years ago
- Official implementation of paper "Razor SNN: Efficient Spiking Neural Network with Temporal Embeddings", ICANN 2023.☆61Jan 4, 2021Updated 5 years ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Model Compression—YOLOv3 with multi lightweight backbones(ShuffleNetV2 HuaWei GhostNet), attention, prune and quantization☆503Nov 3, 2020Updated 5 years ago
- YOLOv3 quantization model v10, only for quantization off-line☆21Jul 24, 2019Updated 7 years ago
- Box3D physics engine converted to Q48.16 fixed-point math: uniform 1/65536 resolution across a ±1.4e14 meter world with stable equilibriu…☆22Updated this week
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆16Aug 8, 2025Updated last year
- ☆11Feb 26, 2025Updated last year
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆16Dec 26, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆12Nov 23, 2022Updated 3 years ago
- ☆14Aug 8, 2026Updated 2 months ago
- DQN flappy bird with tensorflow2☆15Dec 27, 2020Updated 5 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆18May 30, 2020Updated 6 years ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- ☆21Oct 24, 2026Updated last week
- Multilayer perceptron has been implemented using PyTorch framework to compute various optical properties of a photonic crystal fiber (PCF…☆22Sep 28, 2019Updated 7 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆24Dec 15, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆17May 26, 2026Updated 5 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- Cordic fixed point math☆22Jul 17, 2024Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆34Nov 17, 2024Updated last year
- BWidget (Mirror of core.tcl-lang.org).☆17Mar 20, 2026Updated 7 months ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- Spiking neural network hardware for 7-Series FPGAs☆36Aug 31, 2025Updated last year
- An innovative AI-driven tool designed to identify solar panels in satellite imagery. Utilizing the state-of-the-art YOLOv8 object-detecti…☆12Jan 2, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A self-study for CUDA principles from 0 to 1☆20Jan 23, 2026Updated 9 months ago
- Compiler for ManiT, a systems language whose native number system is balanced ternary (−1, 0, +1). Two backends: LLVM for native executio…☆21Sep 15, 2026Updated last month
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 2 months ago
- FPGA tutorial☆22Oct 3, 2020Updated 6 years ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- ☆76Feb 14, 2023Updated 3 years ago
- ☆25May 9, 2019Updated 7 years ago