Shengrong-LSR / HDLBits-Solutions-VerilogView external linksLinks
☆76Aug 2, 2024Updated last year
Alternatives and similar repositories for HDLBits-Solutions-Verilog
Users that are interested in HDLBits-Solutions-Verilog are comparing it to the libraries listed below
Sorting:
- Official implementation of paper "Razor SNN: Efficient Spiking Neural Network with Temporal Embeddings", ICANN 2023.☆62Jan 4, 2021Updated 5 years ago
- A PyTorch implementation of Spiking-YOLOv3. Two branches are provided, based on two common PyTorch implementation of YOLOv3(ultralytics/y…☆222Mar 23, 2021Updated 4 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆14Dec 26, 2023Updated 2 years ago
- An automated HDC platform☆11Updated this week
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆30Nov 17, 2024Updated last year
- CPU Memory Compiler and Parallel programing☆26Nov 18, 2024Updated last year
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Vector Symbolic Architecture library☆11Mar 27, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- An Alexa Skill Sample for building a skill that can take a user through a decision tree, like "What should I eat for breakfast?"☆12Jan 23, 2018Updated 8 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- ☆11Sep 19, 2025Updated 4 months ago
- let's create a custom classifier and run analysis with node.red on images.☆12May 22, 2019Updated 6 years ago
- ☆10Sep 5, 2023Updated 2 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 10 months ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Tinker is a parallel-by-default File/Directory Management System with additional interface to NLP and ML libraries☆10Jul 21, 2017Updated 8 years ago
- Decodes Compact Disc data from microscope images of a CD's surface☆12Jan 14, 2023Updated 3 years ago
- Arduino library and hardware files for the SX1509 IO Expander Breakout board.☆20Jan 27, 2022Updated 4 years ago
- ☆13Jan 23, 2019Updated 7 years ago
- ☆11Apr 12, 2018Updated 7 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- Project example files for the book FreeCAD for Inventors☆11Sep 11, 2018Updated 7 years ago
- Plot your data from Arduino on your phone with phyphox app☆10Jan 26, 2020Updated 6 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆11Jul 9, 2020Updated 5 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated 2 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- ☆10Dec 5, 2020Updated 5 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago