☆78Aug 2, 2024Updated last year
Alternatives and similar repositories for HDLBits-Solutions-Verilog
Users that are interested in HDLBits-Solutions-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pruning and quantization for SSD. Model compression.☆30Jan 28, 2021Updated 5 years ago
- A PyTorch implementation of Spiking-YOLOv3. Two branches are provided, based on two common PyTorch implementation of YOLOv3(ultralytics/y…☆224Mar 23, 2021Updated 5 years ago
- A pytorch implementation of dorefa quantization☆114Dec 30, 2019Updated 6 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- YOLOv3 quantization model v10, only for quantization off-line☆21Jul 24, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated 2 years ago
- Model Compression—YOLOv3 with multi lightweight backbones(ShuffleNetV2 HuaWei GhostNet), attention, prune and quantization☆505Nov 3, 2020Updated 5 years ago
- 🟣 Dependency Injection interview questions and answers to help you prepare for your next technical interview in 2026.☆12Jan 4, 2026Updated 4 months ago
- ☆14Mar 14, 2023Updated 3 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- ☆19Dec 18, 2024Updated last year
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- ☆14May 25, 2022Updated 3 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆16Dec 26, 2023Updated 2 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 5 years ago
- CPU Memory Compiler and Parallel programing☆26Nov 18, 2024Updated last year
- [NeurIPS 2025] E-MoFlow: Learning Egomotion and Optical Flow from Event Data via Implicit Regularization☆38Nov 3, 2025Updated 6 months ago
- ☆75Feb 14, 2023Updated 3 years ago
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆31Nov 17, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- DQN flappy bird with tensorflow2☆16Dec 27, 2020Updated 5 years ago
- Multilayer perceptron has been implemented using PyTorch framework to compute various optical properties of a photonic crystal fiber (PCF…☆21Sep 28, 2019Updated 6 years ago
- Library of approximate arithmetic circuits☆64Jan 14, 2026Updated 4 months ago
- Cordic fixed point math☆22Jul 17, 2024Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆36Aug 13, 2024Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 3 years ago
- Hand Gesture Recognition using Convolution Neural Networks☆21Feb 12, 2018Updated 8 years ago
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Libraries, examples and links in support of the Raspberry Pi rp2 silicon boards and associated software.☆27Aug 5, 2025Updated 9 months ago
- (NeurIPS-2019 MicroNet Challenge - 3rd Winner) Open source code for "SIPA: A simple framework for efficient networks"☆19Dec 18, 2022Updated 3 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- annotated bibliography on approximate computing☆10Jan 16, 2016Updated 10 years ago
- ☆15May 13, 2021Updated 5 years ago