☆77Aug 2, 2024Updated last year
Alternatives and similar repositories for HDLBits-Solutions-Verilog
Users that are interested in HDLBits-Solutions-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pruning and quantization for SSD. Model compression.☆30Jan 28, 2021Updated 5 years ago
- Official implementation of paper "Razor SNN: Efficient Spiking Neural Network with Temporal Embeddings", ICANN 2023.☆62Jan 4, 2021Updated 5 years ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- A pytorch implementation of dorefa quantization☆113Dec 30, 2019Updated 6 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- YOLOv3 quantization model v10, only for quantization off-line☆21Jul 24, 2019Updated 6 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆12May 17, 2024Updated last year
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Example Codes for Snorkeling in Verilog Bay☆16Sep 9, 2016Updated 9 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆14Dec 26, 2023Updated 2 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Solutions to ASMBits ARMv7 problem set.☆14Dec 13, 2017Updated 8 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆15Feb 1, 2023Updated 3 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 5 years ago
- Configurable RISC-V Processor☆20Feb 18, 2026Updated last month
- CPU Memory Compiler and Parallel programing☆26Nov 18, 2024Updated last year
- ☆73Feb 14, 2023Updated 3 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆34Aug 13, 2024Updated last year
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- DQN flappy bird with tensorflow2☆16Dec 27, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- Multilayer perceptron has been implemented using PyTorch framework to compute various optical properties of a photonic crystal fiber (PCF…☆21Sep 28, 2019Updated 6 years ago
- Library of approximate arithmetic circuits☆63Jan 14, 2026Updated 2 months ago
- An automated HDC platform☆11Mar 16, 2026Updated last week
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- (NeurIPS-2019 MicroNet Challenge - 3rd Winner) Open source code for "SIPA: A simple framework for efficient networks"☆19Dec 18, 2022Updated 3 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Tcl OO Package (for Tcl 8.5, integrated in 8.6). (Mirror of core.tcl-lang.org)☆18Apr 20, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆30Feb 16, 2020Updated 6 years ago
- ☆22Apr 16, 2023Updated 2 years ago
- TkS*LIDE - Tk/TCL based Snobol4/Spitbol IDE☆13Feb 19, 2026Updated last month
- ☆25May 9, 2019Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- 提供对YOLOv3及Tiny的多种剪枝版本，以适应不同的需求。☆796Feb 25, 2020Updated 6 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23May 15, 2024Updated last year