☆81Aug 2, 2024Updated last year
Alternatives and similar repositories for HDLBits-Solutions-Verilog
Users that are interested in HDLBits-Solutions-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pruning and quantization for SSD. Model compression.☆30Jan 28, 2021Updated 5 years ago
- A PyTorch implementation of Spiking-YOLOv3. Two branches are provided, based on two common PyTorch implementation of YOLOv3(ultralytics/y…☆224Mar 23, 2021Updated 5 years ago
- Official implementation of paper "Razor SNN: Efficient Spiking Neural Network with Temporal Embeddings", ICANN 2023.☆62Jan 4, 2021Updated 5 years ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- A pytorch implementation of dorefa quantization☆114Dec 30, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- YOLO ModelCompression MultidatasetTraining☆442Jun 21, 2022Updated 4 years ago
- Model Compression—YOLOv3 with multi lightweight backbones(ShuffleNetV2 HuaWei GhostNet), attention, prune and quantization☆504Nov 3, 2020Updated 5 years ago
- 🟣 Dependency Injection interview questions and answers to help you prepare for your next technical interview in 2026.☆15Jan 4, 2026Updated 6 months ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆29Jun 21, 2026Updated 2 weeks ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- Example Codes for Snorkeling in Verilog Bay☆17Sep 9, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 9 years ago
- Solutions to ASMBits ARMv7 problem set.☆13Dec 13, 2017Updated 8 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆19Dec 15, 2021Updated 4 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- A powerful desktop application that helps developers solve coding problems by analyzing screenshots of code and providing AI-powered solu…☆40Aug 3, 2025Updated 11 months ago
- 8086 / 80286 PC compatible computer board with FPGA☆45Jun 22, 2025Updated last year
- ☆75Feb 14, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆32Nov 17, 2024Updated last year
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- DQN flappy bird with tensorflow2☆16Dec 27, 2020Updated 5 years ago
- Library of approximate arithmetic circuits☆64Jan 14, 2026Updated 5 months ago
- Cordic fixed point math☆22Jul 17, 2024Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆37Aug 13, 2024Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 3 years ago
- Hand Gesture Recognition using Convolution Neural Networks☆21Feb 12, 2018Updated 8 years ago
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- (NeurIPS-2019 MicroNet Challenge - 3rd Winner) Open source code for "SIPA: A simple framework for efficient networks"☆19Dec 18, 2022Updated 3 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- ☆23Apr 16, 2023Updated 3 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- ☆25May 9, 2019Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆24May 15, 2024Updated 2 years ago