gyn / hdlbits
☆12Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for hdlbits
- ☆61Updated last month
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆10Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆43Updated 11 months ago
- 数字IC设计 学习笔记☆119Updated 2 years ago
- ☆137Updated 2 weeks ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆129Updated 4 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- ☆211Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- Vivado诸多IP,包括图像处理等☆161Updated 3 months ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- 从零开始设计一个CPU (Verilog)☆50Updated 3 years ago
- practice configure AHB-Lite bus protocol☆11Updated 5 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆126Updated last month
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆57Updated 5 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆41Updated this week
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆30Updated last year
- 在vscode上的数字设计开发插件☆328Updated last year
- this repository is vim cfg for verilog.☆41Updated 3 months ago
- AXI协议规范中文翻译版☆132Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆20Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆135Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 2 years ago
- FPGA☆116Updated 4 years ago
- automatic-verilog based on vimscript☆239Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆185Updated 6 months ago