Advanced Computing Systems Lab1 files
☆15May 4, 2023Updated 3 years ago
Alternatives and similar repositories for lab1
Users that are interested in lab1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Adobe's C++ Performance Benchmarks for modern compilers (and build systems)☆12Aug 3, 2019Updated 6 years ago
- ☆13Nov 25, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆21Apr 23, 2026Updated last month
- R package for benchmarking☆13Jun 22, 2023Updated 2 years ago
- An hash-chain with efficient O(1) append and O(logN) proof.☆14May 23, 2018Updated 8 years ago
- Implementation of the RISE language☆14Oct 28, 2020Updated 5 years ago
- Simple 6502 system on a ULX3S FPGA board☆19Feb 26, 2020Updated 6 years ago
- Implementation and results for ICTIR2021 paper: Effective and Privacy-preserving Federated Online Learning to Rank☆11Jul 24, 2021Updated 4 years ago
- the trilateration software for the Distributed Ground Station Network☆10Jan 12, 2021Updated 5 years ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- ☆15Feb 25, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A markdown based view of the Logos roadmap☆20Updated this week
- ☆19Oct 10, 2023Updated 2 years ago
- RISC-V Dynamic Debugging Tool☆52Apr 10, 2023Updated 3 years ago
- An experimental (work-in-progress) statically typed implementation of Apache Arrow☆31Feb 16, 2026Updated 4 months ago
- ☆14May 13, 2020Updated 6 years ago
- Detailed experiments over simdjson for VLDB article (2019) and future work☆20Oct 3, 2020Updated 5 years ago
- Fork of gem5 with a gem5-gpu specific branch. See gem5.org for more information.☆14Jun 7, 2017Updated 9 years ago
- GPU Memory Reservation Library☆51Updated this week
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UART design in SV and verification using UVM and SV☆58Nov 30, 2019Updated 6 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆88Apr 1, 2026Updated 2 months ago
- A core and experimental implementation of ClaimChain☆34Oct 13, 2018Updated 7 years ago
- Raw IP/Ethernet-forwarding firmware for ESP8266 WiFi module☆27Apr 7, 2019Updated 7 years ago
- Blaze runtime system that support efficient accelerator integration for big data.☆24Mar 23, 2017Updated 9 years ago
- Packetcraft Open Source products: Controller, Host, Profile and Mesh☆120Nov 11, 2020Updated 5 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- BLE demos using mbed OS and mbed cli☆135Feb 28, 2023Updated 3 years ago
- Power Service Layer Simulation Engine☆30Sep 28, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 11 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Aug 24, 2020Updated 5 years ago
- 😎 A curated list of awesome RISC-V implementations☆143Mar 12, 2023Updated 3 years ago
- Morpheus Runtime Core (MRC)☆53Jan 22, 2026Updated 4 months ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Jan 26, 2019Updated 7 years ago