florianbenz / bil

Related projects ⓘ

Alternatives and complementary repositories for bil

• djn3m0 / debit
  Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx
  ☆79Updated 9 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆63Updated 2 years ago
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆45Updated 4 years ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆86Updated 5 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆36Updated last year
• epfl-vlsc / bitfiltrator
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆26Updated last year
• laforest / Octavo
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆73Updated 5 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆56Updated 5 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆51Updated last year
• jevinskie / aes-over-pcie
  A VHDL implementation of 128 bit AES encryption with a PCIe interface.
  ☆24Updated 7 years ago
• brouhaha / xchange
  Change part number or package in a Xilinx 7-series FPGA bitstream
  ☆36Updated 4 years ago
• ekiwi / icesugar-chisel
  Chisel Examples for the iCESugar FPGA Board
  ☆11Updated 3 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆102Updated 10 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆77Updated last week
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆28Updated 3 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆50Updated 3 years ago
• ChrisPVille / jtaglet
  Easy-to-use JTAG TAP and Debug Controller core written in Verilog
  ☆21Updated 5 years ago
• thotypous / alterajtaguart
  Altera JTAG UART wrapper for Bluespec
  ☆24Updated 10 years ago
• dirjud / Nitro-Parts-lib-Xilinx
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆31Updated 3 months ago
• barawn / xvcd-anita
  XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.
  ☆18Updated 4 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆79Updated 3 years ago
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 3 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆40Updated last month
• esynr3z / usb20dev
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆33Updated 5 years ago
• azonenberg / antikernel-ipcores
  FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations
  ☆60Updated 2 weeks ago
• ECP5-PCIe / ECP5-PCIe
  Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe
  ☆92Updated last year
• b224hisl / rioschip
  ☆32Updated last year
• freecores / jtag
  JTAG Test Access Port (TAP)
  ☆30Updated 10 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆114Updated 3 weeks ago