danluu / sega-system-for-fpgaView external linksLinks
FPGA Sega in Verilog, for Xilinx Virtex, circa 2002. Has an emulator thrown in, to simplify FPGA debugging.
☆75Nov 17, 2013Updated 12 years ago
Alternatives and similar repositories for sega-system-for-fpga
Users that are interested in sega-system-for-fpga are comparing it to the libraries listed below
Sorting:
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- EA game-friendly STL implementation. Obsoleted by official release.☆10Jul 20, 2014Updated 11 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A HTML page that prints its source code in its favicon☆16Apr 12, 2018Updated 7 years ago
- ☆14May 15, 2016Updated 9 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Python Build System☆16Sep 17, 2021Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Make a Demo Tool in Rust tutorial book☆14Aug 29, 2017Updated 8 years ago
- Minimal OS that prints "Hello world" to the screen. Also an OS X "starter kit" for http://littleosbook.github.io/☆15Jan 26, 2015Updated 11 years ago
- Rute is a UI library implemented on top of Qt☆39Apr 30, 2021Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- ☆15May 23, 2017Updated 8 years ago
- a logic-based trust-management system☆19Sep 17, 2012Updated 13 years ago
- The web framework nobody asked for, wants, or needs.☆20Dec 14, 2020Updated 5 years ago
- A city building game for the Anthropocene☆17Apr 25, 2019Updated 6 years ago
- VHDL functional blocks with their simulations and test sequences☆20Jan 26, 2026Updated 3 weeks ago
- Source code for Witchcraft by Pegboard Nerds and Logicoma☆18Feb 8, 2019Updated 7 years ago
- x64 assembler solution to n-queens problem. Not tested for n!=8.☆62Jan 6, 2022Updated 4 years ago
- a modern terminal client☆37Jul 19, 2017Updated 8 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆25Jun 26, 2014Updated 11 years ago
- Ansi/Ansi Viewer in Ecmascript☆18Mar 26, 2018Updated 7 years ago
- JS Disassembler☆47Oct 12, 2015Updated 10 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆34Oct 15, 2025Updated 4 months ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Dec 1, 2016Updated 9 years ago
- ☆10Aug 13, 2024Updated last year
- The B-trie and B-tree, written in C, as described in my PhD thesis.☆30Nov 17, 2016Updated 9 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- TwistIT 64kb intro for SNES/Super Famicom☆29Feb 7, 2018Updated 8 years ago
- ☆31Aug 7, 2017Updated 8 years ago
- MOS 6581/8580 SID schematics reverse-engineered☆27Aug 27, 2024Updated last year