OpenEDF / verilog-basicLinks
learn the combinational and sequential logic circuit.
☆16Updated 2 weeks ago
Alternatives and similar repositories for verilog-basic
Users that are interested in verilog-basic are comparing it to the libraries listed below
Sorting:
- UVM and System Verilog Manuals☆43Updated 6 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- my UVM training projects☆34Updated 6 years ago
- Verilog modules required to get the OV7670 camera working☆73Updated 6 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆20Updated 6 years ago
- I2C controller core☆46Updated 2 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- ☆18Updated 2 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆62Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆76Updated last year
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- UART implementation using verilog☆20Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- ☆28Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- Verilog RTL Design☆40Updated 3 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆21Updated 9 years ago
- ☆12Updated 2 months ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago