OpenEDF / verilog-basic
learn the combinational and sequential logic circuit.
☆12Updated last month
Alternatives and similar repositories for verilog-basic:
Users that are interested in verilog-basic are comparing it to the libraries listed below
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆15Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆41Updated 7 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- UVM and System Verilog Manuals☆38Updated 6 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- my UVM training projects☆30Updated 5 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆18Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆22Updated last year
- ☆12Updated 3 weeks ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆13Updated 2 years ago
- DDR2 memory controller written in Verilog☆73Updated 13 years ago
- Lecture about FIR filter on an FPGA☆11Updated 9 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆56Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆32Updated 3 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- ☆39Updated 3 years ago
- UART implementation using verilog☆15Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆33Updated 2 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆21Updated 9 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆22Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago