☆30Jul 9, 2023Updated 2 years ago
Alternatives and similar repositories for caravel-soc
Users that are interested in caravel-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Apr 8, 2025Updated 11 months ago
- ☆16Jan 1, 2023Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 3 months ago
- Welcome to Accomdemy! 歡迎來到伴伴學！☆30Nov 21, 2022Updated 3 years ago
- ☆15Sep 24, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- National Cheng Kung University (NCKU) Thesis Template in LaTex. | 國立成功大學碩士用畢業論文LaTex模版☆11Jun 19, 2021Updated 4 years ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- Library to configure MultiWiFi/Credentials at runtime for Realtek RTL8720DN, RTL8722DM, RTM8722CSM, etc. boards.☆18Dec 21, 2022Updated 3 years ago
- Medium Access Control layer of 802.15.4☆12Nov 14, 2014Updated 11 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- ☆12Aug 19, 2020Updated 5 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆388Feb 26, 2025Updated last year
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆36Jul 29, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆14Dec 17, 2015Updated 10 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- ☆14Nov 8, 2023Updated 2 years ago
- Semihosting for AArch64, ARM, RISC-V, LoongArch, MIPS, and Xtensa.☆22Updated this week
- Repo for CHERIoT-SAFE development FPGA platform☆20Mar 12, 2026Updated 2 weeks ago
- General Purpose AXI Direct Memory Access☆64May 12, 2024Updated last year
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated 10 months ago
- ☆13Jan 8, 2019Updated 7 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- ☆20Oct 5, 2024Updated last year
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- ☆26Feb 20, 2024Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 4 months ago
- ☆16Mar 31, 2023Updated 2 years ago
- Linux fork of FreeBSD crunch☆17Jan 30, 2012Updated 14 years ago