bol-edu / caravel-socLinks
☆28Updated last year
Alternatives and similar repositories for caravel-soc
Users that are interested in caravel-soc are comparing it to the libraries listed below
Sorting:
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆17Updated last month
- General Purpose AXI Direct Memory Access☆50Updated last year
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆20Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- ☆52Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆61Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Synthesizable and Parameterized Cache Controller in Verilog☆44Updated last year
- Generic AXI to AHB bridge☆17Updated 10 years ago
- HYF's high quality verilog codes☆13Updated 5 months ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- ☆33Updated 6 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- UVM实战随书源码☆51Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- ☆21Updated 5 years ago