☆30Jul 9, 2023Updated 2 years ago
Alternatives and similar repositories for caravel-soc
Users that are interested in caravel-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Apr 8, 2025Updated last year
- ☆16Jan 1, 2023Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 4 months ago
- Welcome to Accomdemy! 歡迎來到伴伴學！☆30Nov 21, 2022Updated 3 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆57Sep 5, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- National Cheng Kung University (NCKU) Thesis Template in LaTex. | 國立成功大學碩士用畢業論文LaTex模版☆11Jun 19, 2021Updated 4 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago
- RTL Design and Verification☆20Jan 4, 2021Updated 5 years ago
- ☆19Sep 16, 2021Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆12Aug 19, 2020Updated 5 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆388Feb 26, 2025Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆36Jul 29, 2024Updated last year
- ☆14Dec 17, 2015Updated 10 years ago
- ☆14Nov 8, 2023Updated 2 years ago
- Semihosting for AArch64, ARM, RISC-V, LoongArch, MIPS, and Xtensa.☆21Apr 10, 2026Updated last week
- Repo for CHERIoT-SAFE development FPGA platform☆20Updated this week
- General Purpose AXI Direct Memory Access☆65May 12, 2024Updated last year
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated 10 months ago
- ☆13Jan 8, 2019Updated 7 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- ☆21Oct 5, 2024Updated last year
- General Purpose IO with APB4 interface☆16May 10, 2024Updated last year
- ☆26Feb 20, 2024Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆15Dec 1, 2023Updated 2 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- 本应用可以帮助你将国网的电费、用电量数据接入homeassistant，并且储存到数据库。☆18Sep 15, 2023Updated 2 years ago
- Complete NEMU based on RISC-V instruction set☆15Apr 10, 2024Updated 2 years ago