☆30Jul 9, 2023Updated 2 years ago
Alternatives and similar repositories for caravel-soc
Users that are interested in caravel-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Apr 8, 2025Updated last year
- ☆16Jan 1, 2023Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 5 months ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆58Sep 5, 2023Updated 2 years ago
- Welcome to Accomdemy! 歡迎來到伴伴學！☆30Nov 21, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 21, 2026Updated last week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 7 months ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- ☆19Sep 16, 2021Updated 4 years ago
- Library to configure MultiWiFi/Credentials at runtime for Realtek RTL8720DN, RTL8722DM, RTM8722CSM, etc. boards.☆17Dec 21, 2022Updated 3 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- An FPGA design for simulating biological neurons☆18Jul 5, 2024Updated last year
- Medium Access Control layer of 802.15.4☆12Nov 14, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 3 years ago
- ☆12Aug 19, 2020Updated 5 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆393Feb 26, 2025Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- ☆14Dec 17, 2015Updated 10 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- Semihosting for AArch64, ARM, RISC-V, LoongArch, MIPS, and Xtensa.☆22Apr 26, 2026Updated last month
- Repo for CHERIoT-SAFE development FPGA platform☆21May 20, 2026Updated last week
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- ☆13Jan 8, 2019Updated 7 years ago
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆39Jul 29, 2024Updated last year
- General Purpose AXI Direct Memory Access☆67May 12, 2024Updated 2 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆19Feb 16, 2024Updated 2 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- ☆21Oct 5, 2024Updated last year
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- ☆26Feb 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆17Dec 1, 2023Updated 2 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 11 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 4 years ago