☆29Jul 9, 2023Updated 3 years ago
Alternatives and similar repositories for caravel-soc
Users that are interested in caravel-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Apr 8, 2025Updated last year
- ☆13Jan 1, 2023Updated 3 years ago
- ☆15Sep 24, 2023Updated 2 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆58Sep 5, 2023Updated 2 years ago
- Welcome to Accomdemy! 歡迎來到伴伴學！☆30Nov 21, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The SoC Design for Time-Sensitive Networking (TSN)☆23Dec 5, 2025Updated 7 months ago
- National Cheng Kung University (NCKU) Thesis Template in LaTex. | 國立成功大學碩士用畢業論文LaTex模版☆11Jun 19, 2021Updated 5 years ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- ☆12Aug 19, 2020Updated 5 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- Hyperdimensional Computing for Electromyography-based Hand Gesture Recognition☆20Mar 18, 2017Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Medium Access Control layer of 802.15.4☆14Nov 14, 2014Updated 11 years ago
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆30Jul 1, 2026Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆404Feb 26, 2025Updated last year
- ☆14Dec 17, 2015Updated 10 years ago
- ☆14Nov 8, 2023Updated 2 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- General Purpose AXI Direct Memory Access☆78May 12, 2024Updated 2 years ago
- Complete NEMU based on RISC-V instruction set☆14Apr 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- ☆22Oct 5, 2024Updated last year
- ☆26Feb 20, 2024Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆70May 8, 2020Updated 6 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆17Apr 7, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- C++ Morotola S-Record parser/composer/modification class template☆17Jan 14, 2025Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- ☆18Dec 30, 2025Updated 6 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 9 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago