NekoSilverFox / ZYNQ
⚙️ 基于 Zynq-7 全可编程 SoC 的设计
☆27Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ZYNQ
- FPGA和USB3.0桥片实现USB3.0通信☆53Updated 2 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- ☆28Updated 4 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆67Updated 3 years ago
- An FPGA-based high performance MPEG2 encoder for video compression. 基于FPGA的高性能MPEG2视频编码器,可实现视频压缩。☆116Updated 9 months ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- ☆34Updated 9 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆62Updated 5 months ago
- Video Stream Scaler☆40Updated 10 years ago
- ☆47Updated 2 years ago
- Verilog SPI master and slave☆46Updated 8 years ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆37Updated 4 months ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- ☆33Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆19Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆21Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- FPGA 同步FIFO与异步FIFO☆28Updated 5 years ago
- MIPI CSI-2 RX☆29Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆17Updated 11 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated this week
- An FPGA-based GZIP (deflate) compressor, which input raw data and output standard GZIP format (as known as .gz file format). 基于FPGA的GZIP压…☆100Updated last year
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆114Updated 4 years ago