NekoSilverFox / ZYNQ
⚙️ 基于 Zynq-7 全可编程 SoC 的设计
☆27Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ZYNQ
- Interface Protocol in Verilog☆47Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆53Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆51Updated 8 years ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- Verilog SPI master and slave☆46Updated 8 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆66Updated 3 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 7 months ago
- ☆46Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆35Updated 4 months ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- An FPGA-based high performance MPEG2 encoder for video compression. 基于FPGA的高性能MPEG2视频编码器,可实现视频压缩。☆116Updated 9 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆37Updated 3 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆89Updated last month
- UART -> AXI Bridge☆55Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆75Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆12Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- Must-have verilog systemverilog modules☆25Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆16Updated 11 months ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- ☆33Updated 9 years ago
- An FPGA-based GZIP (deflate) compressor, which input raw data and output standard GZIP format (as known as .gz file format). 基于FPGA的GZIP压…☆99Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆57Updated 2 years ago