将图像数据从以太网传输到DDR3，再传输到HDMI进行显示的vivado例程
☆11Feb 6, 2023Updated 3 years ago
Alternatives and similar repositories for Ethernet_DDR3_HDMI
Users that are interested in Ethernet_DDR3_HDMI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 正点原子开拓者&新起点FPGA开发板例程☆16Nov 29, 2019Updated 6 years ago
- 在FPGA中将图像数据输入到DDR3中，再输送到HDMI接口上进行显示。☆32Feb 5, 2023Updated 3 years ago
- 基于YOLOv8和光流算法的车牌识别和测速项目☆12Mar 11, 2025Updated last year
- 基于FPGA的图像处理☆12Sep 20, 2026Updated last month
- FPGA 百兆以太网☆13Feb 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple UI for Ryu SDN controller☆11May 26, 2014Updated 12 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆13Dec 9, 2020Updated 5 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 4 years ago
- RoboFont extension to compare font tables in two .otfs☆12Feb 23, 2024Updated 2 years ago
- 从上位机采用UART或以太网将位流文件烧写到片外Flash中，利用Xilinx FPGA的Multiboot特性，进行OTA(over the air)在线升级。如升级失败，可以回到原来的位流文件。☆13Dec 7, 2023Updated 2 years ago
- A prototype for an architecture that uses Machine Learning to detect abnormalities in the SDN network packet flow, built by Ryu SDN and m…☆14Jun 25, 2023Updated 3 years ago
- 基于YOLOv3和brox光流的运动目标检测算法，对动态背景进行了运动补偿☆15Jul 17, 2019Updated 7 years ago
- 2025年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 安路二赛题 国家级一等奖☆57Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 2020 xilinx summer school☆20Aug 13, 2020Updated 6 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆20Apr 17, 2021Updated 5 years ago
- Implementing a LeNet-5 network to achieve hand-written digital's recognition with pure verilog.☆11Dec 9, 2024Updated last year
- ☆11Aug 30, 2023Updated 3 years ago
- ☆14Aug 23, 2023Updated 3 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- VO, Localization, Graph Optimization, Ground Truth, Trajectory Plot written in Matlab☆16Jun 5, 2020Updated 6 years ago
- ☆17Jul 10, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A simple load balancing controller that utilizes the Ryu SDN framework to program a network switch.☆19Oct 24, 2017Updated 9 years ago
- This repository is dedicated to the simulation research of constant false alarm rate (CFAR) detection algorithms for millimeter-wave rada…☆25Feb 24, 2024Updated 2 years ago
- 项目描述：为了实现狭小空间搜救任务，采用Android控制端、树莓派、WiFi模组等实现智能六足搜救机器人的设计。机器人能够实时传输采集的视频以及传感器数据到Android客户端，客户端也能够实时下发控制指令以及查询所识别人脸的身份信息。 项目职责：1.在树莓 派上搭建深度学…☆19Sep 24, 2018Updated 8 years ago
- ☆16Aug 4, 2023Updated 3 years ago
- OTFS modulation developed for SDR project☆22Dec 11, 2021Updated 4 years ago
- Deep Learning-Based Automatic Modulation Recognition in OTFS and OFDM systems☆17Aug 10, 2026Updated 2 months ago
- 全国大学生嵌入式芯片与系统设计竞赛（嵌赛FPGA）FPGA国赛决赛能力测试题（代码测试，考试），现有2019年、2020年、2023年、2024年、2025年的题目。有的是从CSDN上下的，不保证一定是。如果有人看到了，并有其他年份的题目，欢迎补充。☆70Dec 12, 2025Updated 10 months ago
- This is my master's thesis project: "QoS implementation in Software Defined Network using Ryu Controller"☆31Mar 19, 2023Updated 3 years ago
- Autoencoder-Based Enhanced Orthogonal Time Frequency Space Modulation☆25Mar 11, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆19Feb 10, 2025Updated last year
- Designs for finalist teams of the DAC System Design Contest☆38Jul 8, 2020Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- ☆91Jun 27, 2022Updated 4 years ago
- 野火开源C# 上位机☆40Jun 11, 2020Updated 6 years ago
- 使用c#实现串口通信的上位机☆35May 28, 2022Updated 4 years ago
- Tsinghua Advanced Networking Labs on FPGA☆40Oct 24, 2024Updated 2 years ago