This is a practice of verilog coding
☆32Jul 10, 2019Updated 6 years ago
Alternatives and similar repositories for HDLBits_Practice_verilog
Users that are interested in HDLBits_Practice_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Practice exercises for SystemVerilog, UVM ..☆26Jun 7, 2020Updated 5 years ago
- Zynq Workshop for Beginners☆32May 21, 2015Updated 10 years ago
- All About HDL☆39Aug 21, 2019Updated 6 years ago
- All Digital Phase-Locked Loop☆13May 22, 2023Updated 2 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆15Jan 26, 2018Updated 8 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Python based RIGOL DP832 GUI☆15Jul 12, 2020Updated 5 years ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- Arizona State University CSE320☆13Mar 22, 2015Updated 11 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- ☆12Oct 8, 2024Updated last year
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- 精选了一系列很棒的学习或者练习算法的网址、项目等，受到 awesome-awesomeness 以及其他 awesome 系列项目的启发。☆20Jun 6, 2021Updated 4 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- ☆11Dec 30, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 5 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 6 years ago
- ☆15Feb 24, 2019Updated 7 years ago
- Youtube Music from the terminal 💻🎶☆12Oct 8, 2024Updated last year
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Jan 13, 2016Updated 10 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Oct 8, 2020Updated 5 years ago
- ☆19May 1, 2023Updated 2 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- STM32 PMSM☆15Sep 29, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Example code in Verilog for the Blackice II FPGA☆31Sep 8, 2019Updated 6 years ago
- Adafruit 1.8" 18-bit Color TFT Shield w/microSD and Joystick☆16Jul 15, 2019Updated 6 years ago
- Instructions and packages for Zybo compatibility to Pynq☆16Dec 10, 2018Updated 7 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- AES128 is a IP crypto core using modes ECB/CBC/CTR using vpi to functional verification☆18Mar 31, 2023Updated 3 years ago
- 一些经典且高质量的电子书分享☆22May 7, 2019Updated 6 years ago
- Library under CiA 402 standard for device control. Documentation at:☆17Oct 2, 2021Updated 4 years ago