This is a practice of verilog coding
☆33Oct 19, 2026Updated 2 weeks ago
Alternatives and similar repositories for HDLBits_Practice_verilog
Users that are interested in HDLBits_Practice_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Practice exercises for SystemVerilog, UVM ..☆29Jun 7, 2020Updated 6 years ago
- This repo will take you through different verilog projects☆11Feb 3, 2021Updated 5 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆17Jan 26, 2018Updated 8 years ago
- UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition☆32Jan 20, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆11Oct 24, 2021Updated 5 years ago
- ☆10Sep 14, 2021Updated 5 years ago
- Calibration scripts for DP832 power supplies☆10Dec 6, 2015Updated 10 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas☆10Sep 25, 2019Updated 7 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of "Faster TFHE Bootstrapping with Block Binary Keys" [LMSS23]☆11Jun 30, 2023Updated 3 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Repository for the Advanced Electronics Laboratory course (MFN1324) at University of Torino, Physics Department☆13Jun 4, 2026Updated 5 months ago
- ☆16Sep 19, 2019Updated 7 years ago
- Ipipe patched kernel 4.9.80 source with xenomai 3 for raspberry pi 2, 3 (include 3b+)☆16Sep 11, 2018Updated 8 years ago
- ☆15May 9, 2020Updated 6 years ago
- An UVM example of UART☆21Aug 31, 2020Updated 6 years ago
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 6 years ago
- AVR course at Brno University of Technology☆29Feb 8, 2026Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 精选了一系列很棒的学习或者练习算法的网址、项目等，受到 awesome-awesomeness 以及其他 awesome 系列项目的启发。☆20Jun 6, 2021Updated 5 years ago
- Markdown exporter for the PeakRDL toolchain☆13Updated this week
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 10 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Jan 13, 2016Updated 10 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 10 years ago
- Youtube Music from the terminal 💻🎶☆13Oct 8, 2024Updated 2 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- 东北大学（中国）计算机系编译原理课程设计☆11Nov 10, 2017Updated 8 years ago
- SEU COA Experimental Course CPU Simulation Code。东南大学计算机组织与结构II大作业☆20May 19, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PID可视化调参工具☆14Aug 25, 2018Updated 8 years ago
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆14Nov 17, 2020Updated 5 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 5 years ago
- This is my personal static website. It is based on docsify and deployed on GitHUb Pages. You can simply fork it into your repo to have th…☆31Oct 31, 2026Updated last week
- ☆20May 1, 2023Updated 3 years ago
- learning VHDL☆13Jul 1, 2014Updated 12 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago