WeitaoZhu / Circuits_Design_FPGALinks
数字电路设计与FPGA设计书籍
☆40Updated 3 years ago
Alternatives and similar repositories for Circuits_Design_FPGA
Users that are interested in Circuits_Design_FPGA are comparing it to the libraries listed below
Sorting:
- 在vscode上的数字设计开发插件☆386Updated 2 years ago
- ☆149Updated 2 weeks ago
- Vivado诸多IP,包括图像处理等☆228Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- 数字IC设计 学习笔记☆153Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆109Updated last week
- AXI协议规范中文翻译版☆162Updated 3 years ago
- ☆223Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆121Updated last year
- ☆38Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- FPGA的学习路线与书籍整理☆50Updated 2 years ago
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆110Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆248Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆108Updated 2 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆245Updated 9 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆361Updated 2 years ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆91Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆203Updated 2 years ago
- HDLBits website practices & solutions☆746Updated last year
- Collect some IC textbooks for learning.☆161Updated 3 years ago
- ☆56Updated last week
- COMS 超大规模集成电路设计书籍☆27Updated 3 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆639Updated 2 years ago
- CPU Design Based on RISCV ISA☆121Updated last year
- FPGA实现各种小游戏,学习并快乐着☆75Updated 3 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆55Updated last year
- Verilog Hdl Format☆24Updated 2 months ago
- image processing based FPGA☆113Updated 4 years ago