WeitaoZhu / Circuits_Design_FPGALinks
数字电路设计与FPGA设计书籍
☆34Updated 3 years ago
Alternatives and similar repositories for Circuits_Design_FPGA
Users that are interested in Circuits_Design_FPGA are comparing it to the libraries listed below
Sorting:
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆93Updated 3 years ago
- COMS 超大规模集成电路设计书籍☆24Updated 3 years ago
- 数字IC设计 学习笔记☆138Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆90Updated 3 years ago
- CPU Design Based on RISCV ISA☆113Updated last year
- ☆146Updated this week
- AXI协议规范中文翻译版☆152Updated 2 years ago
- ☆65Updated 9 years ago
- Collect some IC textbooks for learning.☆146Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated 2 weeks ago
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆65Updated 2 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆221Updated 4 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆116Updated 12 years ago
- 5 stage pipeline, single cycle risc-V implementation☆22Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆140Updated 5 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆213Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令 集)CPU(中央处理器)简单结构和Verilog实现。☆146Updated 6 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 2 years ago
- Verilog Hdl Format☆22Updated last week
- AXI总线连接器☆99Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆209Updated 10 months ago
- this repository is vim cfg for verilog.☆48Updated 10 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆303Updated last year
- Cortex M0 based SoC☆73Updated 3 years ago
- ☆44Updated last month