Some software based on python
☆24Dec 5, 2023Updated 2 years ago
Alternatives and similar repositories for PythonCode
Users that are interested in PythonCode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Disentangled Representation Learning for Recommendation, TPAMI 2022☆11Oct 11, 2024Updated 2 years ago
- Repository for the updated particle spectra from dark matter. The predictions are made using state-of-art MC event generators☆15Sep 17, 2026Updated 3 weeks ago
- 推荐系统算法-矩阵分解（MF）——FunkSVD☆15Feb 11, 2021Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- java编写的皇室战争demo☆15Sep 18, 2016Updated 10 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆43Jun 6, 2024Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Personalized Medicine: Redefining Cancer Treatment with deep learning☆24Nov 22, 2017Updated 8 years ago
- NUDT 高级体系结构实验☆32Sep 21, 2024Updated 2 years ago
- ☆13Sep 8, 2017Updated 9 years ago
- Mitigating Lost-in-Retrieval Problems in Retrieval Augmented Multi-Hop Question Answering, ACL 2025☆25Oct 28, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Mar 8, 2020Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 7 years ago
- Code for "Computer Architecture" in 2020 Spring.☆28Jun 20, 2020Updated 6 years ago
- 面向Arduino平台的C++标准库☆15Jun 27, 2026Updated 3 months ago
- ☆14Aug 26, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- 5 stage pipeline, single cycle risc-V implementation☆35Mar 9, 2024Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- An Flash Algorithm for Raspberry Pi Pico MDK template☆15Apr 23, 2025Updated last year
- ☆15Jul 15, 2019Updated 7 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated 2 weeks ago
- C modularity step by step☆17Aug 5, 2025Updated last year
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Project based in Zephyr RTOS to display weather info in STM32 with ssd1306 display☆18Nov 26, 2024Updated last year
- A toolbox for knowledge compilation☆29Nov 25, 2025Updated 10 months ago
- ☆29Apr 24, 2025Updated last year
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- ☆16Mar 18, 2024Updated 2 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆15Mar 10, 2019Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago