Jasonyanyusong / ysyx-npc-workbenchView external linksLinks
一生一芯RISCV处理器核代码仓库（包括相关工具）
☆15Sep 11, 2024Updated last year
Alternatives and similar repositories for ysyx-npc-workbench
Users that are interested in ysyx-npc-workbench are comparing it to the libraries listed below
Sorting:
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- 一生一芯项目☆18Oct 28, 2023Updated 2 years ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆34Jul 17, 2022Updated 3 years ago
- 2022WHU计算机系统综合设计 基于RISCV的五级流水线CPU Five stage CPU implement based on RISC-V☆11Oct 31, 2023Updated 2 years ago
- ☆10Aug 12, 2021Updated 4 years ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- A tool to parse the obsidian syntax to vuepress☆12Aug 15, 2023Updated 2 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- A full-stack web application that conducts comprehensive research using multiple specialized AI agents to gather, analyze, and synthesize…☆16Jun 15, 2025Updated 8 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- The system is a FPGA-based system that can recognize object in videos.☆16Apr 29, 2025Updated 9 months ago
- ☆12May 8, 2025Updated 9 months ago
- 2020秋-南大数电实验☆10Jan 24, 2021Updated 5 years ago
- SNN on FPGA☆12Apr 26, 2022Updated 3 years ago
- ☆16Jan 18, 2025Updated last year
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- 武汉大学计算机组成与设计课程单周期CPU处理器实现，使用RISC-V语言实现。☆10Mar 14, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Verilog program☆16Jul 27, 2020Updated 5 years ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆12Apr 3, 2025Updated 10 months ago
- 操作系统原理与设计 2022春 李永坤 课程作业 & 实验☆10Mar 30, 2023Updated 2 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- 个人博客 随缘更新 请勿期待QAQ☆12Dec 7, 2025Updated 2 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- An infrastructure of compiler front end in less code and less dependencies☆19Dec 5, 2025Updated 2 months ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last week
- A secure, browser-based chat application that connects to Amazon Bedrock Agents using AWS Amplify for hosting and Amazon Cognito for auth…☆21Sep 8, 2025Updated 5 months ago
- An Fusion of TMDB and Social media, So basically a social media application for Movie Lovers.☆17Mar 3, 2024Updated last year
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Sample project with ssd1306 and MAX30102☆14Dec 29, 2022Updated 3 years ago
- A WebDAV Extension for TinyHTTPD☆18Dec 30, 2024Updated last year
- ☆21May 26, 2025Updated 8 months ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆16Feb 14, 2024Updated 2 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago