Jasonyanyusong / ysyx-npc-workbenchLinks
一生一芯RISCV处理器核代码仓库(包括相关工具)
☆14Updated 8 months ago
Alternatives and similar repositories for ysyx-npc-workbench
Users that are interested in ysyx-npc-workbench are comparing it to the libraries listed below
Sorting:
- A framework for ysyx flow☆11Updated 7 months ago
- ☆86Updated last month
- 一生一芯项目☆13Updated last year
- ☆66Updated 10 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated 2 weeks ago
- ☆66Updated 2 years ago
- ☆64Updated last month
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆14Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆20Updated 4 months ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- CPU Design Based on RISCV ISA☆110Updated 11 months ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- Pick your favorite language to verify your chip.☆49Updated last week
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- ☆28Updated last month
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆37Updated 4 years ago
- ☆67Updated 3 months ago
- Documentation for XiangShan Design☆26Updated last week
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- ☆42Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆19Updated 2 years ago
- ☆64Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago