Gy-Hu / E-syn2Links
E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC25)
☆14Updated this week
Alternatives and similar repositories for E-syn2
Users that are interested in E-syn2 are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- Synthesis of loop-free programs☆17Updated last week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆22Updated 2 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last month
- Hardware Formal Verification Tool☆56Updated this week
- work in progress, playing around with btor2 in rust☆11Updated 2 weeks ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- ☆23Updated 2 years ago
- fast probabilistic symmetry detection on graphs☆14Updated last month
- Random Generator of Btor2 Files☆10Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- ☆12Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 3 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- E-Graph library☆14Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 9 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- Program synthesis tools and utilities for LLVM.☆20Updated last year
- ☆19Updated 11 months ago
- A tool for checking the contract satisfaction for hardware designs☆11Updated 6 months ago
- Research paper based on or related to ABC.☆44Updated 3 weeks ago
- Integer Multiplier Generator for Verilog☆23Updated last year
- An advanced circuit-based sat solver☆24Updated 4 months ago
- ☆13Updated 4 years ago
- ☆18Updated last year