PAICookers / PAIBox
Toolchain of PAICORE.
☆10Updated this week
Alternatives and similar repositories for PAIBox:
Users that are interested in PAIBox are comparing it to the libraries listed below
- I will share some useful or interesting papers about neuromorphic processor☆20Updated 2 weeks ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆175Updated 5 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆159Updated 2 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- Spiking Neural Network RTL Implementation☆51Updated 3 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆27Updated 4 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆32Updated last week
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆81Updated 3 years ago
- note about IC knowledge☆9Updated 2 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- ☆100Updated 4 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆16Updated 10 months ago
- A nest brain simulator based on FPGA(LIF NEURON)☆13Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆31Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆147Updated 10 months ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆79Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆197Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆70Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆138Updated last year
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆54Updated last year
- ☆15Updated 3 years ago
- ☆13Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆20Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago