We are designing a CP-PLL. The following link provides resources about PLL design.
☆13Sep 20, 2021Updated 5 years ago
Alternatives and similar repositories for Phase-Locked-Loop
Users that are interested in Phase-Locked-Loop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- model error compensator (matlab codes of journal article) robust control☆12Aug 22, 2025Updated last year
- VSD workshop - Phase Locked Loop(PLL) IC Design☆18Aug 4, 2021Updated 5 years ago
- TA Ship work and Various other Projects done using LTSpice for the fulfilment of Analog Electronics Course at BITS Pilani.☆12Apr 29, 2021Updated 5 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆18Jul 21, 2022Updated 4 years ago
- Instant, Globally-Distributed Anycast Subdomains for Developers (*.go-live.me) — 1-Click Vercel Deploy & Auto TLS 1.3☆85Sep 23, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆18Sep 12, 2023Updated 3 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- Verilog based simulation modell for 7 Series PLL☆18May 4, 2020Updated 6 years ago
- Simulation projects on VLSI design.☆21Apr 6, 2021Updated 5 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 10 years ago
- Penetration Testing Lab☆31Jul 17, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 7 years ago
- ☆23May 26, 2026Updated 5 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆99Jun 12, 2023Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆102Mar 19, 2026Updated 7 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆35Feb 21, 2019Updated 7 years ago
- AC power meter based on STM32 ADC☆35May 24, 2023Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- ☆26Jan 3, 2023Updated 3 years ago
- All digital PLL☆30Dec 19, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implements NCurses Disk Usage(ncdu) with golang☆45Jul 10, 2023Updated 3 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆23Apr 20, 2019Updated 7 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆32Mar 4, 2023Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆32Jan 2, 2021Updated 5 years ago
- ☆45Oct 29, 2026Updated last week
- GMSK modem on raspberry pi, pandaboard any other linux board☆40Sep 10, 2014Updated 12 years ago
- This project acquires the PDM (Pulse Density Modulation) microphone signal using DFSDM (Digital filter for Sigma-Delta modulators interfa…☆32Aug 31, 2017Updated 9 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆48Mar 2, 2022Updated 4 years ago
- Matlab/Octave toolbox for nonconvex optimization☆52Jun 23, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is my source code for the Mini-projects for the course An Introduction to Interactive Programming in Python in Coursera.☆38May 28, 2014Updated 12 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆42Apr 7, 2019Updated 7 years ago
- A lightweight and high-performance service module that helps MindSpore developers efficiently deploy online inference services in the pro…☆41Oct 29, 2026Updated last week
- ☆52Dec 3, 2025Updated 11 months ago
- LDPC编码解码matlab代码和Verilog代码及资料☆50Aug 27, 2018Updated 8 years ago
- Solve one design problem each day for a month☆56Feb 3, 2023Updated 3 years ago