Linux Repository for digilent boards
☆87Dec 10, 2024Updated last year
Alternatives and similar repositories for linux-digilent
Users that are interested in linux-digilent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- u-boot-xarm from xilinx git repo with Digilent additions☆31Jul 31, 2024Updated last year
- ☆691Dec 31, 2025Updated 6 months ago
- ☆16Sep 26, 2022Updated 3 years ago
- The official Xilinx u-boot repository☆681Jul 10, 2026Updated last week
- Xilinx Embedded Software (embeddedsw) Development☆14Jun 30, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆14Mar 1, 2023Updated 3 years ago
- ☆12Aug 10, 2018Updated 7 years ago
- Linux Kernel Repository for Digilent FPGA Boards (downstream from Xilinx Official Repository)☆23Feb 8, 2016Updated 10 years ago
- ☆65Jun 21, 2017Updated 9 years ago
- The official Linux kernel from Xilinx☆1,550Jul 13, 2026Updated last week
- QuadCopter Controller project using the STM32F4DISCOVERY Board☆13Sep 16, 2012Updated 13 years ago
- ☆15Sep 19, 2019Updated 6 years ago
- ☆56Sep 26, 2022Updated 3 years ago
- 全志H3四层开发板Altium(AD)设计资料☆39Sep 5, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Official Intel SOCFPGA Arm-TF repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆18Jun 28, 2026Updated 3 weeks ago
- Source code for Zynq OLED controller☆16Oct 11, 2020Updated 5 years ago
- ☆12May 25, 2023Updated 3 years ago
- Information about the NetFPGA 1G-CML card☆14Nov 3, 2014Updated 11 years ago
- ☆511Jul 15, 2025Updated last year
- Lightning fast XML parser.☆23May 17, 2017Updated 9 years ago
- Arsdk-rs - PoC of SDK for https://parrot.com #drones 🛩️☆22Jan 21, 2025Updated last year
- 基于 Astro Starlight 构建的个人知识库文档☆13Jan 13, 2026Updated 6 months ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Golang package g711 implements the ITU-T standard for audio companding☆16Dec 11, 2020Updated 5 years ago
- ☆28Mar 29, 2018Updated 8 years ago
- Code samples for the MagAlpha magnetic angle sensor family☆12Oct 11, 2019Updated 6 years ago
- HAT for Raspberry Pi with TAS5825M stereo amplifier, 30W RMS per channel☆11Apr 16, 2024Updated 2 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 9 years ago
- ** USE RTW88 NOT THIS DRIVER **☆10Nov 20, 2020Updated 5 years ago
- MetFS is FUSE based, encrypted, dynamic sized filesystem software.☆18Jun 19, 2015Updated 11 years ago
- midi-controlled synth example for STM32F407VG Discovery board☆14Jul 28, 2021Updated 4 years ago
- ☆22Aug 25, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆12Feb 2, 2019Updated 7 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Rokid Mobile SDK 开发者文档☆10Aug 13, 2019Updated 6 years ago
- ☆28May 17, 2016Updated 10 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.