Software and resources to help Purdue students (and others) continue developing with SystemVerilog after losing access to proprietary tools.
☆17Jun 13, 2021Updated 5 years ago
Alternatives and similar repositories for continue_with_sv
Users that are interested in continue_with_sv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- midi-controlled synth example for STM32F407VG Discovery board☆14Jul 28, 2021Updated 4 years ago
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆13Feb 2, 2019Updated 7 years ago
- design and verification of asynchronous circuits☆51Apr 26, 2026Updated last month
- ☆21Oct 3, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- APB Timer Unit☆14Oct 30, 2025Updated 7 months ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- Ecological mixed-effects ordination with lme4☆12May 9, 2016Updated 10 years ago
- ☆13Nov 2, 2023Updated 2 years ago
- Node.js module for the CLIP model.☆16Sep 16, 2024Updated last year
- Virtual Light Machine (1995) by Jeff Minter☆16Apr 11, 2026Updated 2 months ago
- This is repository for python implementation of TFHE. We are plannning to use numpy and CuPy to support GPU accelaration.☆18Oct 24, 2020Updated 5 years ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- Unreal Engine plugin for displaying custom stats.☆17May 1, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆18Jul 3, 2022Updated 3 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- UE5 plugin for registering shader directories☆16Aug 31, 2025Updated 9 months ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- libcurl bindings for duktape☆13Dec 16, 2014Updated 11 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Nov 18, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Example repo☆10Jul 9, 2018Updated 7 years ago
- ☆17May 26, 2020Updated 6 years ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆37Sep 21, 2023Updated 2 years ago
- An all-digital, ring-oscillator-based Ising solver.☆29May 16, 2024Updated 2 years ago
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 14 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Taller de base de datos semestre Feb a junio del 2025☆17May 31, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Verilog HDL model of the MOS 6502 CPU☆24Dec 14, 2025Updated 6 months ago
- A CPU and GPU accelerated framework for TFHE. The framework includes algebraic, vector, and matrix operations.☆21Apr 15, 2020Updated 6 years ago
- Software Emulation of Intel 8080 CPU for Taito Space Invaders Arcade Game☆16Apr 14, 2022Updated 4 years ago
- Python Kinesis Client library utilising asyncio☆13Sep 28, 2020Updated 5 years ago
- Analytical pipeline and R functions for testing the performance of sleep-tracking technology.☆16Jan 5, 2024Updated 2 years ago
- Using Yamaha Sound Chips as Audio Device for Arduino☆15Mar 13, 2021Updated 5 years ago
- Source code for Web-Based Verilog Simulation Platform in ECE 27000 at Purdue University☆32Jul 2, 2025Updated 11 months ago