Software and resources to help Purdue students (and others) continue developing with SystemVerilog after losing access to proprietary tools.
☆17Jun 13, 2021Updated 4 years ago
Alternatives and similar repositories for continue_with_sv
Users that are interested in continue_with_sv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- ☆19Nov 14, 2022Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- midi-controlled synth example for STM32F407VG Discovery board☆14Jul 28, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆13Feb 2, 2019Updated 7 years ago
- ☆21Oct 3, 2021Updated 4 years ago
- A Rust Hardware Abstraction Layer for the MAX78000 microcontroller☆13Feb 27, 2025Updated last year
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 4 years ago
- Ecological mixed-effects ordination with lme4☆12May 9, 2016Updated 9 years ago
- ☆13Nov 2, 2023Updated 2 years ago
- ☆11Apr 13, 2020Updated 6 years ago
- ☆26Nov 10, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Node.js module for the CLIP model.☆15Sep 16, 2024Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 10 months ago
- A CPU on an FPGA that you can play Zork on☆51Dec 31, 2016Updated 9 years ago
- ☆15Feb 20, 2020Updated 6 years ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- Textual-based UI for programming the Audiofab Easy Spin effects pedal☆11Oct 13, 2025Updated 6 months ago
- ☆18Jul 3, 2022Updated 3 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆18Mar 27, 2025Updated last year
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- UE5 plugin for registering shader directories☆15Aug 31, 2025Updated 8 months ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- libcurl bindings for duktape☆13Dec 16, 2014Updated 11 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Nov 18, 2019Updated 6 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- Example repo☆10Jul 9, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17May 26, 2020Updated 5 years ago
- An all-digital, ring-oscillator-based Ising solver.☆26May 16, 2024Updated last year
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 13 years ago
- Taller de base de datos semestre Feb a junio del 2025☆17May 31, 2025Updated 11 months ago
- A Verilog HDL model of the MOS 6502 CPU☆24Dec 14, 2025Updated 4 months ago
- Some simple demo routines for the TinyFPGA BX☆16Sep 5, 2018Updated 7 years ago