Alternatives and similar repositories for ece270-simulator

Users that are interested in ece270-simulator are comparing it to the libraries listed below

• pulp-platform / clic
  RISC-V fast interrupt controller
  ☆25Updated last month
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆215Updated last week
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆144Updated 9 months ago
• stnolting / riscv-debug-dtm
  🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.
  ☆26Updated 2 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆202Updated 4 months ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆291Updated last week
• chaseruskin / orbit
  Package manager and build system for VHDL, Verilog, and SystemVerilog
  ☆48Updated 2 weeks ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆235Updated last year
• hdl / pyHDLParser
  Simple Python parser for extracting HDL (VHDL or Verilog) documentation
  ☆21Updated last year
• martonbognar / vcdvis
  VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.
  ☆28Updated 11 months ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆330Updated this week
• bmurmann / Book-on-MOS-stages
  Book repository "Analysis and Design of Elementary MOS Amplifier Stages"
  ☆359Updated 11 months ago
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 6 months ago
• tomverbeure / kv260_bringup
  Temporary repo to gather information about the Kria KV260 board
  ☆69Updated 3 years ago
• TheClams / SystemVerilog
  SystemVerilog plugin for Sublime Text
  ☆47Updated 2 weeks ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆106Updated 9 years ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆398Updated 6 months ago
• tilk / digitaljs_online
  Online demonstration for DigitalJS
  ☆136Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆444Updated last month
• themperek / cocotb-test
  Unit testing for cocotb
  ☆161Updated last month
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆897Updated last month
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆34Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆627Updated this week
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 7 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆140Updated 2 months ago
• efabless / chipcraft---mest-course
  ☆34Updated 2 weeks ago
• Caskman / MIPS-Processor-in-Verilog
  Processor repo
  ☆53Updated 11 years ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆333Updated this week
• ichi4096 / vivado-on-silicon-mac
  Installs Vivado on M1/M2/M3 macs
  ☆444Updated 9 months ago
• accellera-official / uvm-core
  ☆88Updated 10 months ago