norandomtechie / ece270-simulator
Source code for Web-Based Verilog Simulation Platform in ECE 27000 at Purdue University
☆25Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for ece270-simulator
- Learning to do things with the Skywater 130nm process☆71Updated 4 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆16Updated 4 months ago
- ☆69Updated last month
- Verilog package manager written in Rust☆127Updated last month
- ☆52Updated last year
- Vivado build system☆66Updated last week
- ☆29Updated 2 weeks ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆44Updated last month
- Making cocotb testbenches that bit easier☆24Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆152Updated last week
- SystemVerilog Tutorial☆113Updated 11 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆141Updated 5 months ago
- Summer School Week 1 & 2 repo☆11Updated 2 years ago
- Package manager and build tool for HDLs☆30Updated last week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆130Updated last week
- SystemVerilog synthesis tool☆168Updated this week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆55Updated last month
- Code associated with Cal Poly Pomona's ECE 4305☆26Updated 3 years ago
- Online demonstration for DigitalJS☆124Updated 6 months ago
- A git-friendly Vivado wrapper☆217Updated 5 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆103Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- ☆160Updated last year
- Skywaters 130nm Klayout PDK☆19Updated 3 weeks ago
- ☆44Updated last year
- Python wrapper for verilator model☆78Updated 9 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆42Updated this week
- ☆120Updated 2 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆45Updated this week
- ☆22Updated this week