Alternatives and similar repositories for ece270-simulator

Users that are interested in ece270-simulator are comparing it to the libraries listed below

• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆270Updated this week
• getinstachip / vpm
  Verilog package manager written in Rust
  ☆143Updated last year
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆237Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆460Updated 4 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆212Updated 7 months ago
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆934Updated last week
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆673Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆407Updated 9 months ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆176Updated this week
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆36Updated last week
• aolofsson / awesome-semiconductor-startups
  List of awesome semiconductor startups
  ☆664Updated 2 months ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆301Updated this week
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆313Updated 7 months ago
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆360Updated last week
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆220Updated 7 months ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆353Updated 7 months ago
• accellera-official / uvm-core
  ☆98Updated last year
• chipsalliance / silicon-notebooks
  ☆171Updated 2 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆739Updated this week
• Hog-CERN / Hog
  ☆15Updated this week
• mattvenn / awesome-opensource-asic-resources
  ☆350Updated 2 years ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆953Updated 3 months ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆192Updated 2 weeks ago
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆101Updated 4 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆649Updated 3 weeks ago
• asinghani / open-eda-course
  Curriculum for a university course to teach chip design using open source EDA tools
  ☆110Updated last year
• merledu / caravan
  A caravan equipped with API for creating bus protocols in Chisel with ease.
  ☆14Updated 6 months ago
• georgeyhere / Toast-RV32i
  Pipelined RISC-V RV32I Core in Verilog
  ☆41Updated 2 years ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 9 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆420Updated this week