A RISC-V TestRIG Verification Engine based on QuickCheck
☆12Oct 5, 2026Updated last week
Alternatives and similar repositories for QuickCheckVEngine
Users that are interested in QuickCheckVEngine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- CHERI ISA Specification☆29Mar 13, 2026Updated 7 months ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 5 months ago
- CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.☆43Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Demo code for the talk Dependent Types in Haskell in Hong Kong Functional Programming meetup☆16Dec 13, 2018Updated 7 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- Testing processors with Random Instruction Generation☆62Oct 5, 2026Updated last week
- Synthesisable SIMT-style RISC-V GPGPU☆59Mar 30, 2026Updated 6 months ago
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- A tutorial of classical shape analysis methods☆11Nov 25, 2023Updated 2 years ago
- Bring fusion to everyone☆15Feb 6, 2020Updated 6 years ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆54Sep 4, 2026Updated last month
- Haskell library for hardware description☆108Aug 18, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Webin XML and JSON API.☆14Sep 2, 2026Updated last month
- Toy language to show the conversion of embedded higher-order abstract syntax (HOAS)☆21Apr 2, 2013Updated 13 years ago
- Monte-Carlo State Space Models☆19Jul 1, 2024Updated 2 years ago
- ☆15Jul 28, 2026Updated 2 months ago
- A Haskell probabilistic programming library.☆23May 28, 2026Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆33Updated this week
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆135Sep 14, 2026Updated last month
- This repository contains the results and code for the MLPerf™ Training v3.0 benchmark.☆12Aug 10, 2023Updated 3 years ago
- CUDA Waste is a wrapper for emulation of CUDA programs on Windows☆17Feb 17, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- An ott-like DSL embedded in Lean.☆22Updated this week
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 6 months ago
- C++ virtual-array implementation that uses all graphics cards in system as storage (with LRU cache eviction on RAM) and uses OpenCL for d…☆17Jul 30, 2023Updated 3 years ago
- Visual interpretability of image-based classification models by generative latent space disentanglement☆14Jun 16, 2025Updated last year
- A Lisp compiler to RISC-V machine code written in Lisp☆33Oct 11, 2024Updated 2 years ago
- Repo for Performance Interfaces for Hardware Accelerators.☆21Aug 19, 2025Updated last year
- ☆18Aug 17, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ClinVar Mapping and Annotation Toolkit☆20Sep 23, 2026Updated 3 weeks ago
- 这是一个用chisel实现的FP8混合乘加单元☆19Jun 18, 2025Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated 2 weeks ago
- ☆12Jun 29, 2022Updated 4 years ago
- CHERI C/C++ Programming Guide☆70Sep 5, 2026Updated last month
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 10 months ago