A RISC-V TestRIG Verification Engine based on QuickCheck
☆12Oct 5, 2026Updated last month
Alternatives and similar repositories for QuickCheckVEngine
Users that are interested in QuickCheckVEngine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Software, build flows and examples for the Sonata System☆15Sep 4, 2026Updated 2 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆59Mar 30, 2026Updated 7 months ago
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆13Updated this week
- CHERI ISA Specification☆29Mar 13, 2026Updated 7 months ago
- 10-stage out-of-order RV64IMAFDC CPU☆11Oct 28, 2026Updated last week
- Haskell library for hardware description☆108Aug 18, 2025Updated last year
- CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.☆44Updated this week
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- Demo code for the talk Dependent Types in Haskell in Hong Kong Functional Programming meetup☆16Dec 13, 2018Updated 7 years ago
- Testing processors with Random Instruction Generation☆63Oct 5, 2026Updated last month
- only display GPU☆10Mar 6, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- Bring fusion to everyone☆16Feb 6, 2020Updated 6 years ago
- A fixed-point-oriented programming language for Haskell☆25Oct 14, 2026Updated 3 weeks ago
- A tutorial of classical shape analysis methods☆11Nov 25, 2023Updated 2 years ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆54Sep 4, 2026Updated 2 months ago
- ☆11Aug 30, 2023Updated 3 years ago
- Webin XML and JSON API.☆14Sep 2, 2026Updated 2 months ago
- Toy language to show the conversion of embedded higher-order abstract syntax (HOAS)☆21Apr 2, 2013Updated 13 years ago
- ☆15Jul 28, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆33Oct 21, 2026Updated 2 weeks ago
- Monte-Carlo State Space Models☆19Jul 1, 2024Updated 2 years ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- A Haskell probabilistic programming library.☆23Updated this week
- CUDA Waste is a wrapper for emulation of CUDA programs on Windows☆17Feb 17, 2016Updated 10 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- An ott-like DSL embedded in Lean.☆22Oct 15, 2026Updated 3 weeks ago
- This repository contains the results and code for the MLPerf™ Training v3.0 benchmark.☆12Aug 10, 2023Updated 3 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆22Apr 7, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆139Updated this week
- ☆18Aug 17, 2026Updated 2 months ago
- Repo for Performance Interfaces for Hardware Accelerators.☆21Aug 19, 2025Updated last year
- Visual interpretability of image-based classification models by generative latent space disentanglement☆14Jun 16, 2025Updated last year
- C++ virtual-array implementation that uses all graphics cards in system as storage (with LRU cache eviction on RAM) and uses OpenCL for d…☆17Jul 30, 2023Updated 3 years ago
- 这是一个用chisel实现的FP8混合乘加单元☆19Jun 18, 2025Updated last year
- This is the main repository for the CHIPS Alliance OpenPRoT project☆19Updated this week