BUAA-CI-Lab / GNN-Feature-Decomposition
Using Feature Decomposition method to accelerate GNN inference
☆12Updated 2 years ago
Related projects: ⓘ
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆31Updated last year
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆32Updated 2 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆17Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- ☆15Updated last year
- PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices☆25Updated 7 months ago
- ☆30Updated 3 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 3 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆11Updated 10 months ago
- Heterogenous ML accelerator☆15Updated 5 months ago
- Implementation of our proposed defense strategy against adversarial attacks "Defensive Approximation (DA)"☆9Updated 3 years ago
- ☆16Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆20Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆14Updated 2 years ago
- [MLSys 2022] "BNS-GCN: Efficient Full-Graph Training of Graph Convolutional Networks with Partition-Parallelism and Random Boundary Node …☆51Updated 11 months ago
- Collections of paper reviews in SEELab, related to IoT/HD/ML etc.☆21Updated last week
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆33Updated 4 years ago
- ☆23Updated 5 months ago
- [NeurIPS 2020] "FracTrain: Fractionally Squeezing Bit Savings Both Temporally and Spatially for Efficient DNN Training" by Yonggan Fu, Ha…☆11Updated 2 years ago
- ☆9Updated 7 months ago
- ☆12Updated 3 years ago
- ☆19Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆31Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆13Updated 5 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆12Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated last year
- ☆27Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago