UART design in SV and verification using UVM and SV
☆60Nov 30, 2019Updated 6 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27May 31, 2021Updated 5 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆55Jul 4, 2020Updated 6 years ago
- Verification IP for I2C protocol☆54Sep 22, 2021Updated 5 years ago
- UVM Testbench for synchronus fifo☆21Aug 28, 2020Updated 6 years ago
- UVM Verification IP to uart2bus IP.☆25Mar 7, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆42Jun 24, 2020Updated 6 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆164Mar 31, 2020Updated 6 years ago
- Verification IP for APB protocol☆83Dec 18, 2020Updated 5 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆32Jun 1, 2022Updated 4 years ago
- An UVM example of UART☆21Aug 31, 2020Updated 6 years ago
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆13Nov 17, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- UVM examples and projects☆170Jun 28, 2025Updated last year
- Verification IP for UART protocol☆26Aug 3, 2020Updated 6 years ago
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- A simple UVM example with DPI☆48Sep 1, 2026Updated last month
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆140Nov 29, 2017Updated 8 years ago
- ☆52Nov 3, 2023Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆39Oct 19, 2026Updated last week
- a very simple risc_cpu verification demo with uvm☆28Apr 28, 2019Updated 7 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆36Feb 7, 2025Updated last year
- A Framework for Design and Verification of Image Processing Applications using UVM☆124Nov 27, 2017Updated 8 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- UVM AHB VIP☆106Sep 13, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆22Feb 7, 2025Updated last year
- Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface☆15Dec 8, 2020Updated 5 years ago
- UVM agents☆88May 26, 2017Updated 9 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆28Oct 19, 2026Updated last week
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆69Oct 19, 2023Updated 3 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆41Nov 30, 2022Updated 3 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago