A simulator of Cache
☆86Aug 29, 2025Updated last year
Alternatives and similar repositories for CacheSim
Users that are interested in CacheSim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple cache simulator☆21Jan 14, 2019Updated 7 years ago
- A cache simulator in python☆26Sep 8, 2017Updated 9 years ago
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 8 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆18Feb 10, 2026Updated 8 months ago
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [DATE'23] The official code for paper <CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory>☆24Updated this week
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 4 years ago
- cache analysis platform developed at Emory University and CMU☆42Apr 17, 2024Updated 2 years ago
- Stencil Probe - a stencil microbenchmark☆31Dec 27, 2012Updated 13 years ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Sep 13, 2016Updated 10 years ago
- ☆15Jul 25, 2024Updated 2 years ago
- Performance Monitoring for ARM using PMU - Cycle count, Cache misses, and more...☆30Apr 30, 2017Updated 9 years ago
- Two Level Cache Controller implementation in Verilog HDL☆69Jul 9, 2020Updated 6 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Jan 15, 2015Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆13Mar 14, 2023Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆24May 24, 2017Updated 9 years ago
- The source code of "Bingo Spatial Data Prefetcher" paper, which is accepted in HPCA 2019.☆32Jul 29, 2021Updated 5 years ago
- ☆16May 9, 2022Updated 4 years ago
- ☆14Jun 9, 2026Updated 4 months ago
- A short tutorial on Gem5 with focus on how to run and modify Garnet2.0☆17Apr 18, 2018Updated 8 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Sep 25, 2013Updated 13 years ago
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆12Jun 28, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Jul 17, 2019Updated 7 years ago
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- A Verilog implementation of a processor cache.☆41Dec 29, 2017Updated 8 years ago
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 5 years ago
- 将邮件中的图片批量保存到PPT中的VBA项目☆11Feb 28, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆42Oct 11, 2021Updated 4 years ago
- Using fixed-point arithmetic in a modern FPGA to produce cool sounds by modeling a 1970s-era Moog-like synthesizer.☆22Dec 2, 2018Updated 7 years ago
- openai-gym style RL benchmark for interconnection network congestion control study☆17May 12, 2022Updated 4 years ago
- The Zoned Storage benchmark suite for ZNS SSDs and SMR HDDs.☆29Jan 17, 2025Updated last year
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 9 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last month
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago