Alternatives and similar repositories for Sibyl

Users that are interested in Sibyl are comparing it to the libraries listed below

• spypaul / MQSim_CXL
  ☆76Updated 2 years ago
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆217Updated last year
• Compute-Express-Link / CXLPapers
  ☆113Updated 2 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆51Updated last year
• TianheMICALab / SimCXL
  A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …
  ☆124Updated 2 weeks ago
• dmemsys / awesome-disaggregated-memory
  A collection of awesome researchers and papers about disaggregated memory.
  ☆179Updated 3 months ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆55Updated 5 months ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆52Updated last year
• cosmoss-jigu / memtis
  Tiered memory management
  ☆86Updated 4 months ago
• ChaseLab-PKU / ScalaAFA
  ScalaAFA: Constructing User-Space All-Flash Array Engine with Holistic Designs (USENIX ATC 2024).
  ☆12Updated last year
• thustorage / lambda-io
  λ-IO: a unified I/O stack for computational storage [FAST'23]
  ☆76Updated 9 months ago
• thustorage / TeRM
  TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]
  ☆45Updated last year
• project-kona / asplos21-ae
  ☆31Updated 4 years ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆31Updated last year
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆38Updated last year
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆79Updated 6 years ago
• host-architecture / colloid
  Tiered Memory Management: Access Latency is the Key!
  ☆62Updated 10 months ago
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆61Updated 2 years ago
• clusterfarmem / fastswap
  Fastswap, a fast swap system for far memory through RDMA
  ☆84Updated 2 years ago
• csl-iisc / GPM-ASPLOS22
  ☆36Updated last year
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• AIFM-sys / AIFM
  AIFM: High-Performance, Application-Integrated Far Memory
  ☆124Updated 2 years ago
• twicy / awesome-CXL
  This is a repo listing papers/blogs/news related to CXL. Let's take the leap to Next-Gen memory system with the awesome CXL
  ☆19Updated last year
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆20Updated 2 years ago
• platformxlab / LeaFTL
  ☆22Updated 3 years ago
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆62Updated 3 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆49Updated 3 years ago
• platformxlab / G10
  ☆41Updated 2 years ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆38Updated 5 years ago