CMU-SAFARI / SibylLinks
Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems using Online Reinforcement Learning" at https://people.inf.ethz.ch/omutlu/pub/Sibyl_RL-based-data-placement-in-hybrid-storage-systems_isca22.pdf
☆36Updated 2 years ago
Alternatives and similar repositories for Sibyl
Users that are interested in Sibyl are comparing it to the libraries listed below
Sorting:
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆166Updated this week
- ☆109Updated 2 years ago
- ☆72Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆84Updated 5 months ago
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)☆206Updated 10 months ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- ☆30Updated 4 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆50Updated last year
- Tiered memory management☆80Updated 11 months ago
- OSDI'24 Nomad implementation☆46Updated last month
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆28Updated last year
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆78Updated 6 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- ☆29Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆54Updated last year
- Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL☆59Updated last year
- A collection of awesome researchers and papers about disaggregated memory.☆167Updated 2 months ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]☆44Updated 10 months ago
- λ-IO: a unified I/O stack for computational storage [FAST'23]☆76Updated 4 months ago
- Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations☆106Updated 5 years ago
- CXL Memory Resource Kit top-level repository☆58Updated 2 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆84Updated 6 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- ScalaAFA: Constructing User-Space All-Flash Array Engine with Holistic Designs (USENIX ATC 2024).☆11Updated 9 months ago
- Cluster Far Mem, framework to execute single job and multi job experiments using fastswap☆21Updated last year
- ☆38Updated last year
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago