Alternatives and similar repositories for Sibyl

Users that are interested in Sibyl are comparing it to the libraries listed below

• spypaul / MQSim_CXL
  ☆72Updated 2 years ago
• SlugLab / CXLMemSim
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆168Updated this week
• Compute-Express-Link / CXLPapers
  ☆109Updated 2 years ago
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆207Updated 11 months ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆49Updated last year
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation
  ☆92Updated last week
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆51Updated last year
• cosmoss-jigu / memtis
  Tiered memory management
  ☆81Updated 2 weeks ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆28Updated last year
• project-kona / asplos21-ae
  ☆31Updated 4 years ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆50Updated last month
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆78Updated 6 years ago
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆36Updated last year
• thustorage / lambda-io
  λ-IO: a unified I/O stack for computational storage [FAST'23]
  ☆76Updated 4 months ago
• thustorage / TeRM
  TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]
  ☆45Updated 11 months ago
• dmemsys / awesome-disaggregated-memory
  A collection of awesome researchers and papers about disaggregated memory.
  ☆168Updated 3 months ago
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆59Updated last year
• ChaseLab-PKU / ScalaAFA
  ScalaAFA: Constructing User-Space All-Flash Array Engine with Holistic Designs (USENIX ATC 2024).
  ☆11Updated 9 months ago
• spypaul / MQSim_CXL_Linux
  ☆29Updated 2 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• huaicheng / ssdsim
  ☆30Updated 7 years ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆45Updated 3 years ago
• SEAL-UCSB / NVmain
  NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories
  ☆85Updated 6 years ago
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆47Updated 3 years ago
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆57Updated 2 years ago
• clusterfarmem / fastswap
  Fastswap, a fast swap system for far memory through RDMA
  ☆81Updated last year
• GTkernel / cori-sim
  Simulation infrastructure and validation of Cori
  ☆13Updated 3 years ago
• AIFM-sys / AIFM
  AIFM: High-Performance, Application-Integrated Far Memory
  ☆124Updated 2 years ago
• thustorage / PetPS
  PetPS: Supporting Huge Embedding Models with Tiered Memory
  ☆33Updated last year