☆12May 17, 2024Updated 2 years ago
Alternatives and similar repositories for MNIST_Recognition
Users that are interested in MNIST_Recognition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design and verification of a simple pipelined RISC processor in Verilog, featuring a five-stage pipeline and custom ISA.☆16Jul 15, 2024Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Examples for Altera FPGAs☆15Jan 21, 2026Updated 9 months ago
- TinyBasic interpreted by custom microcoded CPU☆13May 31, 2026Updated 4 months ago
- ☆11Dec 17, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Nov 12, 2023Updated 2 years ago
- ☆12Jul 7, 2020Updated 6 years ago
- ☆16Apr 27, 2025Updated last year
- ☆12Jun 8, 2018Updated 8 years ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- My 32-bit RISC CPU for smallish FPGAs☆18Apr 20, 2022Updated 4 years ago
- Data World: Scaling Data Environments from Scratch☆27Updated this week
- UVM☆14Mar 16, 2020Updated 6 years ago
- Tandy 64 intro - for the Tandy 1000 HX☆10Mar 11, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Oct 5, 2026Updated 2 weeks ago
- Multithreading, Multiprocessing, IPC C code samples and PIC assembly code samples and resources for the ENCS4330 - Real time applications…☆17Jan 23, 2025Updated last year
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆15Apr 18, 2024Updated 2 years ago
- Transformer Architecture written with CUDA, C++ and LibTorch.☆11Jul 26, 2025Updated last year
- Modern GCC compilers, with support for older GLIBC for maximum portability.☆25Sep 3, 2026Updated last month
- Notes from learning RISC-V☆12Jun 30, 2026Updated 3 months ago
- Kikofri, a Jekyll Theme, and a fork of Kiko.☆17Jul 9, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- deep learning library with pipeline for MNIST classification, synthesizable on DE1 SoC FPGAs☆15Jan 15, 2025Updated last year
- 第三届FPGA创新大赛-加速视觉处理小组☆17Nov 25, 2019Updated 6 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆23Dec 15, 2021Updated 4 years ago
- Python Library to automate messaging on whatsapp to unlimited people without having to actually save the number of the particular person☆16Oct 14, 2025Updated last year
- STEP FPGA Development Board - Intel MAX10 FPGA☆20Jun 26, 2019Updated 7 years ago
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆20Jul 21, 2025Updated last year
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Aug 14, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆29Jul 4, 2025Updated last year
- use Zybo z7-20☆18May 21, 2025Updated last year
- Python Telegram bot API framework☆18Aug 29, 2020Updated 6 years ago
- distributed CNN inference at the edge, extend ncnn with CUDA, MPI+OPENMP support.☆24Aug 19, 2025Updated last year
- Official Webpage of Swaroop2sky.☆12Mar 2, 2025Updated last year
- This is a collection of basic PIC assembly examples for the 16F microcontroller family.☆29Oct 21, 2017Updated 9 years ago
- Examples using the Cyclone V SoC chip☆118May 22, 2019Updated 7 years ago