☆12May 17, 2024Updated 2 years ago
Alternatives and similar repositories for MNIST_Recognition
Users that are interested in MNIST_Recognition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Design and verification of a simple pipelined RISC processor in Verilog, featuring a five-stage pipeline and custom ISA.☆16Jul 15, 2024Updated 2 years ago
- Examples for Altera FPGAs☆18Oct 22, 2026Updated 3 weeks ago
- ☆11Dec 17, 2023Updated 2 years ago
- ☆14Jun 9, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆34Jul 9, 2025Updated last year
- ☆14Nov 12, 2023Updated 3 years ago
- In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest colla…☆10Nov 25, 2025Updated 11 months ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated 2 weeks ago
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- Examples using the Cyclone V SoC chip☆118May 22, 2019Updated 7 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- ☆12Jul 7, 2020Updated 6 years ago
- ☆16Apr 27, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆13Apr 3, 2026Updated 7 months ago
- A complete cocotb + VCS + Verdi + Vivado verification environment☆10Nov 25, 2025Updated 11 months ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- A 5-Stage Pipelined RISC-V Processor designed and implemented on FPGA (Artix-7 Nexys A7). Supports RV32I instructions set (R, I, S, B, U,…☆14Oct 13, 2025Updated last year
- Tandy 64 intro - for the Tandy 1000 HX☆10Mar 11, 2018Updated 8 years ago
- Top-level files and pin assignment scripts for various Altera FPGAs☆12Jun 11, 2017Updated 9 years ago
- ☆16Aug 11, 2026Updated 3 months ago
- ☆11Jul 6, 2026Updated 4 months ago
- My 32-bit RISC CPU for smallish FPGAs☆18Apr 20, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- ☆18Oct 5, 2026Updated last month
- UVM☆14Mar 16, 2020Updated 6 years ago
- bare metal neural network☆10Dec 9, 2024Updated last year
- ☆15Aug 3, 2021Updated 5 years ago
- Transformer Architecture written with CUDA, C++ and LibTorch.☆11Jul 26, 2025Updated last year
- Multithreading, Multiprocessing, IPC C code samples and PIC assembly code samples and resources for the ENCS4330 - Real time applications…☆17Jan 23, 2025Updated last year
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Notes from learning RISC-V☆12Jun 30, 2026Updated 4 months ago
- PYNQ for Zybo board☆15Jan 30, 2026Updated 9 months ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆15Apr 18, 2024Updated 2 years ago
- Python Library to automate messaging on whatsapp to unlimited people without having to actually save the number of the particular person☆16Oct 14, 2025Updated last year
- Modern GCC compilers, with support for older GLIBC for maximum portability.☆28Sep 3, 2026Updated 2 months ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Oct 29, 2026Updated 2 weeks ago
Are these results useful?