☆20Feb 10, 2025Updated last year
Alternatives and similar repositories for CICIEC-2025
Users that are interested in CICIEC-2025 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- syn script for DC Compiler☆14May 15, 2022Updated 4 years ago
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated 2 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆16Oct 10, 2020Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆28Jul 19, 2024Updated 2 years ago
- SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.☆11Jan 15, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）☆31Aug 17, 2026Updated last week
- ☆22Jun 16, 2025Updated last year
- ☆16May 21, 2026Updated 3 months ago
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆16Sep 11, 2024Updated last year
- ☆12Aug 15, 2024Updated 2 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 4 months ago
- A comprehensive guide to RISC-V architecture from ISA fundamentals to system design. Licensed under CC BY 4.0.☆19Jan 25, 2026Updated 7 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- 《CPU设计实战》汪文祥 全书代码 完整版 Loongarch版☆18May 14, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- verilog实现TPU中的脉动阵列计算卷积的module☆175May 10, 2025Updated last year
- ☆15Nov 13, 2024Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- riscv指令集，单周期以及五级流水线CPU☆133Jan 6, 2025Updated last year
- ☆16Feb 27, 2024Updated 2 years ago
- [IEEE TMI 2024] PASS: Prompt tuning for both styles and semantic shapes☆20Feb 12, 2025Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated last year
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 《“笨方法”学Python3》☆16Jan 15, 2019Updated 7 years ago
- 紫光同创FPGA大赛☆39Mar 19, 2025Updated last year
- Speech corpora for the speech recognition evaluation system☆21Mar 20, 2018Updated 8 years ago
- 一个在stm32F407上运行手写识别模型的demo☆40Jun 26, 2025Updated last year
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 4 months ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆23Jun 16, 2026Updated 2 months ago
- SicTTA: Single Image Continual Test-Time Adaptation for Medical Image Segmentation☆18Dec 21, 2025Updated 8 months ago
- Robomaster超级电容充放电管理方案，该项目用作于Robomaster电容管理，使用单板在7.62cm* 7.62cm*2.5cm（高度主要是有个EC11旋钮有点小高）的超小体积下实现了集成度较高的双向buckboost控制，系统的响应频率高达200kHz。☆37Jun 19, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆42Mar 6, 2024Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- Git的奇技淫巧☆16Sep 4, 2018Updated 7 years ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1.☆23Updated this week
- 华中科技大学 riscv-pke 操作系统实验课设☆28Mar 6, 2025Updated last year
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆44Jun 6, 2024Updated 2 years ago
- This is the implementation of the paper "Test-Time Adaptive Object Detection with Foundation Model" (Neurips 2025)☆23Jan 30, 2026Updated 7 months ago