A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K
β36Jan 31, 2026Updated 5 months ago
Alternatives and similar repositories for RiscY
Users that are interested in RiscY are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)β15Jun 26, 2026Updated 3 weeks ago
- Microarchitectural control flow integrity (πCFI) verification checks whether there exists a control or data flow from instruction's opeβ¦β16Jul 2, 2026Updated 2 weeks ago
- Altera JBC implementation for Raspberry Pi Pico boardsβ20Jan 25, 2026Updated 5 months ago
- β15Aug 3, 2021Updated 4 years ago
- β11Dec 15, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SparcStationβ16Jul 13, 2022Updated 4 years ago
- Lab material for the three week course on builiding a RISC-V microprocessorβ20Jan 14, 2026Updated 6 months ago
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.β18Apr 26, 2026Updated 2 months ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation trackβ69Updated this week
- Idris was an operating system developed by Whitesmithsβ34Nov 20, 2021Updated 4 years ago
- Simple UVM testbench development using the uvmtb_template filesβ25Jan 16, 2025Updated last year
- APB master and slave developed in RTL.β26Oct 25, 2025Updated 8 months ago
- β12Jul 7, 2020Updated 6 years ago
- Hardened RISC-V coreβ17May 4, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CVA6 softcore contestβ23Jul 8, 2026Updated last week
- LiteX based FPGA gateware for Thunderscope.β28Feb 6, 2024Updated 2 years ago
- β12Jun 8, 2018Updated 8 years ago
- Power analysis of the ICE40UP5K-SG48 devicesβ38Sep 26, 2020Updated 5 years ago
- β42Jun 24, 2026Updated 3 weeks ago
- PQR5ASM is a RISC-V Assembler compliant with RV32Iβ19Apr 18, 2025Updated last year
- Inmarsat-C TDM demodulator plugin for SDR++β22Aug 28, 2025Updated 10 months ago
- UVMβ14Mar 16, 2020Updated 6 years ago
- Open source ISS and logic RISC-V 32 bit projectβ62Jan 20, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Tiny RISC-V-Controlled SNN Processor for Real-Time Sensor Data Analysis on Low-Power FPGAsβ23Feb 24, 2026Updated 4 months ago
- β11Jun 15, 2018Updated 8 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern geβ¦β11Nov 18, 2019Updated 6 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.β251Jun 30, 2026Updated 3 weeks ago
- Python-based domain-specific language for computational magnetism.β13Jul 13, 2026Updated last week
- Example of an ELF parser to learn about the ELF formatβ11Oct 6, 2024Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.β18Mar 26, 2026Updated 3 months ago
- A simple 8086-CPU simulator using Verilog and Quartus IIβ11Jul 9, 2018Updated 8 years ago
- Hardcaml Verification Toolsβ19Jul 10, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI β’ AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V proβ¦β175Feb 2, 2026Updated 5 months ago
- A library to retrieve JEP106 manufacturer strings in Rust.β11May 7, 2025Updated last year
- Latex Templates for Project and Internship reports. Catered for Institutional reports.β10Dec 11, 2020Updated 5 years ago
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pagesβ¦β464Jul 13, 2026Updated last week
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).β12Nov 2, 2020Updated 5 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput β¦β31Jul 6, 2026Updated 2 weeks ago
- β12Updated this week