This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations and a digital Verilog-to-GDS flow.
☆17Aug 18, 2026Updated last week
Alternatives and similar repositories for Analog_OpenSource_ihp
Users that are interested in Analog_OpenSource_ihp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Port of ciccreator to Python☆21Updated this week
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Mar 19, 2026Updated 5 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- A fast, Rust-based drop-in replacement for pathsim☆23Updated this week
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆40May 22, 2026Updated 3 months ago
- Custom IC Design Platform☆115Updated this week
- Open-source, modular, and customizable boundary element framework for electromagnetic simulation.☆20Updated this week
- Blender GDSII Importer with PDK Support☆139Updated this week
- ☆36Updated this week
- Advanced Integrated Circuits 2024☆23Nov 16, 2024Updated last year
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆47Aug 11, 2026Updated 2 weeks ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- wafer.space GF180MCU Run 1☆39Apr 27, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- ☆17Updated this week
- Analog HDL Design Full-stack Agents☆20Jun 8, 2026Updated 2 months ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆13Oct 20, 2025Updated 10 months ago
- ☆19Nov 1, 2025Updated 9 months ago
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆17Apr 7, 2024Updated 2 years ago
- Xtructure is datastructure for using in JAX☆23Updated this week
- VSD workshop - Phase Locked Loop(PLL) IC Design☆17Aug 4, 2021Updated 5 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆804Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago
- Counting until the heat death of the universe, and broadcasting the counter every second over 100Mbps ethernet.☆34Aug 6, 2026Updated 2 weeks ago
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆25Aug 19, 2026Updated last week
- Development repository for openEMS workflow for IHP SG13G2☆68Updated this week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆141Updated this week
- This repo consists of the implementation of ADAS algorithms on Arduino, namely, Adaptive Cruise Control and Autonomous Lane Keeping. It a…☆13Sep 29, 2020Updated 5 years ago
- A simple camera board using GMAX3412 1" 4K@30fps global shutter sensor☆28Jul 26, 2026Updated last month
- dcload controlled by raspberry pi☆12Mar 9, 2020Updated 6 years ago
- This is my personal static website. It is based on docsify and deployed on GitHUb Pages. You can simply fork it into your repo to have th…☆23Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- Electromagnetic FDTD Simulations in JAX☆337Aug 19, 2026Updated last week
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆16Apr 14, 2026Updated 4 months ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆29Updated this week
- End-to-End Open-Source I2C GPIO Expander☆45Jul 23, 2026Updated last month