This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations and a digital Verilog-to-GDS flow.
☆17Aug 18, 2026Updated 2 months ago
Alternatives and similar repositories for Analog_OpenSource_ihp
Users that are interested in Analog_OpenSource_ihp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Port of ciccreator to Python☆23Sep 29, 2026Updated last month
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- IHP Open source SG13G2 Tape Out on May 2025 [Testfield T588] PDK repository☆14May 21, 2025Updated last year
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆32Jun 5, 2025Updated last year
- ☆39Oct 21, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Translator for SystemVerilog DUT code to gHDL compatible VHDL code.☆26Oct 19, 2026Updated last week
- A fast, Rust-based drop-in replacement for pathsim☆23Updated this week
- Custom IC Design Platform☆124Updated this week
- AI-driven analog circuit figure generator. Ask Claude Code or Codex for a circuit and get one SVG at final size.☆39Updated this week
- Colab notebooks that have some practical significance in an R&D workflow or exploring content/ideas☆11Mar 13, 2025Updated last year
- Blender GDSII Importer with PDK Support☆141Oct 16, 2026Updated last week
- Open-source, modular, and customizable boundary element framework for electromagnetic simulation.☆20Oct 6, 2026Updated 3 weeks ago
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆56Oct 14, 2026Updated 2 weeks ago
- ☆44Oct 22, 2026Updated last week
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- Development repository for openEMS workflow for IHP SG13G2☆77Updated this week
- Open quantum computing course for teaching, self-study, exam preparation, and quantum-technology career preparation.☆59Aug 14, 2026Updated 2 months ago
- PDK for 2nm Technology Node☆162Updated this week
- wafer.space GF180MCU Run 1☆42Updated this week
- ☆22Updated this week
- (CVPR'26) Gradient-free Layer Selection for Efficient Training of Deep Neural Networks☆12Mar 23, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Using the floating random walk method to extract the inter-connect capacitance in the VLSI☆12May 23, 2019Updated 7 years ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆73Oct 22, 2026Updated last week
- Xtructure is datastructure for using in JAX☆23Updated this week
- ☆19Nov 1, 2025Updated 11 months ago
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 4 months ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆15Oct 20, 2025Updated last year
- VSD workshop - Phase Locked Loop(PLL) IC Design☆18Aug 4, 2021Updated 5 years ago
- C memory allocator with selectable First/Next/Best-Fit, per-allocation tracing, optional mark-and-sweep GC, and a configurable logging AP…☆18Updated this week
- Free, open-source EDA platform for VHDL and Verilog. HDL editor, circuit canvas, RTL viewer, waveform viewer, and FPGA toolchain in one…☆176Aug 20, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Counting until the heat death of the universe, and broadcasting the counter every second over 100Mbps ethernet.☆36Sep 1, 2026Updated last month
- Analog Devices Adalm PlutoSDR interface for NVidia sionna simulator, 1T1R, use full-dupplex on single SDR.☆14Sep 16, 2025Updated last year
- maclock retrofit with 2.8 lcd screen + esp32 with audio☆16Sep 24, 2026Updated last month
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆32Updated this week
- This repo consists of the implementation of ADAS algorithms on Arduino, namely, Adaptive Cruise Control and Autonomous Lane Keeping. It a…☆13Sep 29, 2020Updated 6 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆17Sep 4, 2026Updated last month
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago