astranome / Astra_S9_FPGA
Astra_S9_FPGA is a Powerful DevBoard from used Antminer S9 Control Board
☆32Updated 7 months ago
Alternatives and similar repositories for Astra_S9_FPGA:
Users that are interested in Astra_S9_FPGA are comparing it to the libraries listed below
- ☆28Updated last month
- ☆40Updated last month
- ready binary files of firmware and programs☆16Updated last month
- ☆42Updated 2 months ago
- ☆28Updated 2 weeks ago
- Selenite Lite SDR HF Transceiver Base Edition firmware☆35Updated 7 months ago
- USB-Blaster firmware that runs on cheap with CH552G chip☆17Updated 2 months ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆10Updated 3 months ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago
- Fork of CH55x-USB-Blaster firmware that runs on cheap USB Blaster I got on Amazon☆32Updated 3 months ago
- ☆23Updated 8 years ago
- ☆37Updated 3 years ago
- Utility for plotting array data from MCU RAM☆28Updated 5 months ago
- ChipEXPO 2020 Digital Design School Labs☆36Updated 2 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆74Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆25Updated last year
- ☆32Updated 3 years ago
- Release Package for Intel Cyclone 10 FPGA☆18Updated last year
- Experiments with Marsohod3GW board with Gowin FPGA chip☆14Updated 2 weeks ago
- FPGA exercise for beginners☆35Updated 2 months ago
- Schematics and sample projects for S9 antminer control board sold as development board☆87Updated 4 years ago
- ☆25Updated 3 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆46Updated 8 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆29Updated 3 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆39Updated last year
- ☆21Updated 6 years ago
- ☆20Updated 2 years ago
- Examples for the Lushay Labs tang nano 9k series☆108Updated 10 months ago
- SystemVerilog language-oriented exercises☆44Updated 3 weeks ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆56Updated last year