tulipp-eu / sthem
The public release of the TULIPP utilities for efficient development of embedded high-performance image processing applications.
☆10Updated 4 years ago
Alternatives and similar repositories for sthem:
Users that are interested in sthem are comparing it to the libraries listed below
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Updated 7 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated this week
- Open Processor Architecture☆26Updated 9 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Enigma in FPGA☆29Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- ☆17Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Updated 10 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 4 months ago
- Projects using the Sipeed Tang Primer FPGA development board☆14Updated 4 years ago
- Yosys Plugins☆21Updated 5 years ago