skiphansen / pano_blocks
This is a collection of software and hardware modules for the Panologic thin client.
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for pano_blocks
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- nMigen examples for the ULX3S board☆15Updated 3 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆11Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆26Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- Prebuilt images for Linux for the Pano Logic G2☆12Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 10 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- ice40 UltraPlus demos☆15Updated 5 years ago
- Network based loader and flasher for Pano G2 devices☆13Updated last year
- My pergola FPGA projects☆30Updated 3 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆11Updated 6 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated 11 months ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 3 years ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- Müsli USB Pmod-compatible module☆11Updated last year
- ☆11Updated 3 years ago
- Cross compile FPGA tools☆22Updated 3 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 4 years ago
- XC2064 bitstream documentation☆16Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago