gabriel-tenma-white / sdr5
Design files for sdr5 prototype (Zynq + AD9363)
☆92Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for sdr5
- EagleSDR Pi is a single board SDR Pplatform. It includes a Xilinx Zynq-7020, AD9363/AD9361/AD9364, 512 MByte DDR3L memory, USB OTG port, …☆75Updated 3 years ago
- AD9361 based USB3 SDR☆98Updated 7 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆80Updated 2 years ago
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆76Updated 3 years ago
- AD936x+7Z020+USB HS dongle, In development...☆49Updated 2 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆62Updated 8 months ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆71Updated last year
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆60Updated 2 years ago
- ☆46Updated 3 years ago
- 1MHz to 6GHz USB based vector network analyzer☆135Updated 4 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆109Updated 2 years ago
- 4 port eCal module☆67Updated 3 weeks ago
- ANTSDR Firmware☆127Updated last year
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆79Updated 3 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆98Updated 4 years ago
- Work towards an open-source multi-GHz sampling oscilloscope design☆35Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆106Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆80Updated 5 years ago
- Xilinx Virtual Cable Daemon☆110Updated 2 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆48Updated 5 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆121Updated 3 years ago
- ZYNQ-IPMC Hardware☆16Updated 2 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆65Updated 3 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆103Updated 7 months ago
- SW SDR☆39Updated last year
- A far more light version anlogic-jtag cable with some enhanced functions.☆45Updated 2 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- Under development open hardware microwave vector network analyzer☆186Updated 10 months ago
- The program for USB-Blaster Chinese version on STM32 works with☆30Updated 7 years ago