gabriel-tenma-white / sdr5Links
Design files for sdr5 prototype (Zynq + AD9363)
☆103Updated 5 years ago
Alternatives and similar repositories for sdr5
Users that are interested in sdr5 are comparing it to the libraries listed below
Sorting:
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆93Updated last month
- AD9361 based USB3 SDR☆114Updated 7 years ago
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆82Updated 3 years ago
- EagleSDR Pi is a single board SDR Pplatform. It includes a Xilinx Zynq-7020, AD9363/AD9361/AD9364, 512 MByte DDR3L memory, USB OTG port, …☆85Updated last month
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆63Updated 2 years ago
- AD936x+7Z020+USB HS dongle, In development...☆51Updated 3 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆79Updated last year
- SW SDR☆43Updated 2 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- Xilinx Virtual Cable Daemon☆117Updated 3 months ago
- ☆48Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆58Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆114Updated 3 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆73Updated 4 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆51Updated 6 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆106Updated last year
- 4 port eCal module☆94Updated 3 weeks ago
- Simple mono FM Radio.☆48Updated 9 years ago
- ZYNQ-IPMC Hardware☆17Updated 3 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- ☆78Updated 6 years ago
- ANTSDR Firmware☆137Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆216Updated 3 years ago
- Work towards an open-source multi-GHz sampling oscilloscope design☆36Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆114Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- LiteX based M2 SDR FPGA board.☆110Updated this week
- Over-engineered SDR development board☆42Updated 7 months ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆79Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago