Alternatives and similar repositories for so3

Users that are interested in so3 are comparing it to the libraries listed below

• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• JohnDMcMaster / xilinx-usb-driver
  Mirror of git://git.zerfleddert.de/usb-driver
  ☆20Updated 11 years ago
• lastweek / fpga_decode_bitstream
  C code to parse xilinx bitstream. See http://lastweek.io/fpga/bitstream/
  ☆33Updated 2 years ago
• freand76 / digsim
  An interactive digital logic simulator with verilog support (Yosys)
  ☆20Updated last week
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆28Updated last year
• hneemann / digitalCustomComponents
  An example for the implementation of components in java which can be used in Digital.
  ☆14Updated 4 years ago
• fm4dd / gatemate-riscv
  RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
  ☆12Updated 3 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• Wren6991 / Hazard3-SWD-SoC
  Example Hazard3 + OpenDAP RISC-V SWD SoC integration
  ☆9Updated 2 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆50Updated 2 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆18Updated 10 months ago
• zyedidia / riscinator
  A tiny 3-stage RISC-V core written in Chisel.
  ☆13Updated 2 years ago
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆19Updated 7 months ago
• f4pga / f4pga
  Documentation for F4PGA
  ☆23Updated last year
• riscv / riscv-smbios
  RISC-V SMBIOS Type 44 Spec
  ☆12Updated last year
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆46Updated 2 years ago
• cederom / nuttx-fpga
  Apache NuttX RTOS on FPGA
  ☆14Updated last year
• gonced8 / mcdc
  Tool for automatic MC/DC in C and in Python.
  ☆18Updated 5 years ago
• mole99 / tiny-vga
  Tiny VGA Pmod board designed in KiCad
  ☆19Updated 9 months ago
• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated last week
• olofk / qerv
  ☆16Updated 3 weeks ago
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆79Updated 2 years ago
• amal029 / jop
  Instrumented Java Optimized processor
  ☆33Updated 11 years ago
• mikeroyal / CPLD-Guide
  Complex Programmable Logic Device (CPLD) Guide
  ☆48Updated 3 years ago
• cmolinaord / TFG
  Trabajo de Fin de Grado. Grado en Física.
  ☆12Updated 6 years ago
• f0lg0 / netmon_cli
  A simple and lightweight terminal packet sniffer.
  ☆9Updated 4 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆18Updated 3 years ago
• OLIMEX / USB-NeoHub
  USB 1.1 and USB 2.0 compliant hub compatible with RP2040 PICO USB and TinyUSB allowing keyboard, USB Flash and other peripherals to be us…
  ☆11Updated last year
• Martoni / HdmiCore
  HDMI core in Chisel HDL
  ☆51Updated last year