amal029 / jopLinks
Instrumented Java Optimized processor
☆33Updated 12 years ago
Alternatives and similar repositories for jop
Users that are interested in jop are comparing it to the libraries listed below
Sorting:
- ☆12Updated 7 years ago
- An experimental project to customize squawk virtual machine for microcontrollers. Users can write embedded application programs in Java …☆57Updated 6 years ago
- A really tiny Java Virtual Machine☆89Updated 4 years ago
- Custom 64-bit pipelined RISC processor☆18Updated last year
- Java to C transpiler, ignores memory model and other stuff, uses Boehm GC for extra slowness and GC pauses☆62Updated 9 years ago
- Runtime which aims to provide a JavaME/CDC environment on a variety of embedded platforms.☆69Updated 9 months ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆44Updated 2 years ago
- JX: The fast and flexible Java OS☆29Updated 9 years ago
- Buildtools for the Haiku operating system. (Pull requests will be ignored; patches may be sent to https://dev.haiku-os.org).☆40Updated 6 months ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)☆64Updated 3 years ago
- Updated NestedVM toolchain for compiling C/C++ applications to run on the JVM☆32Updated last year
- The Micro Java Virtual Machine Kernel is a portable preemptive real-time kernel with an integrated CLDC Java virtual machine designed for…☆36Updated 4 years ago
- What's the simplest CPU you can build?☆35Updated 10 years ago
- Haiku port to RISC-V architecture☆23Updated 3 years ago
- Assemble 128-bit RISC-V☆45Updated last year
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆24Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- K42 Kernel☆28Updated 13 years ago
- Compiler Generator Coco/R modified for VerilogEbnf☆9Updated 5 years ago
- Basis of a RISC-V parser to be used for linters or assemblers.☆48Updated 3 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- riscv-linux musl gcc toolchain bootstrap scripts☆17Updated 4 years ago
- Getting started running RISC-V Linux☆18Updated 4 years ago
- A MiniJava compiler written in C++, focusing on speed of compilation, simplicity and (somewhat) nice error messages.☆46Updated 3 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆48Updated 2 months ago
- Syllable is an easy-to-use free software operating system for the home and small office user. It is powerful, lightweight and extraordina…☆36Updated 8 years ago
- Mirror of git.qemu.org/vgabios.git☆26Updated 8 years ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆44Updated last year