cmolinaord / TFGLinks
Trabajo de Fin de Grado. Grado en Física.
☆12Updated 6 years ago
Alternatives and similar repositories for TFG
Users that are interested in TFG are comparing it to the libraries listed below
Sorting:
- OpenXLR8 Core components allow users to integrate their own designs into XLR8 platform☆11Updated last year
- ☆12Updated 2 years ago
- Here is a bunch of util IPs☆10Updated 6 years ago
- The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction s…☆16Updated 5 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 6 months ago
- TangPrimer-25K-example project☆42Updated 7 months ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆23Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- ☆12Updated 8 months ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆25Updated 3 years ago
- Example Hazard3 + OpenDAP RISC-V SWD SoC integration☆9Updated 2 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆20Updated 11 years ago
- Quite OK Image FPGA Encoder and Decoder☆19Updated 2 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- A wishbone controlled PWM (audio) controller☆17Updated last year
- Yocto project for Xuantie RISC-V CPU☆38Updated 3 weeks ago
- TangMega-138K-example project☆38Updated last month
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆14Updated 4 years ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- Verilog implementation of a simple riscv cpu☆16Updated 3 years ago
- Simple sram controller in verilog.☆33Updated 9 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- PID controller☆20Updated 10 years ago
- Simple RS232 UART☆12Updated 9 years ago
- SPI core☆15Updated 5 years ago
- A pipelined brainfuck softcore in Verilog☆19Updated 10 years ago
- J-core SOC for ice40 FPGA☆20Updated 5 years ago
- Export netlists from Yosys to DigitalJS☆50Updated last year
- Time to Digital Converter (TDC)☆30Updated 4 years ago