Alternatives and similar repositories for mcdc:

Users that are interested in mcdc are comparing it to the libraries listed below

• zhelnio / mil1553-spi
  MIL-STD-1553 <-> SPI bridge
  ☆28Updated 6 years ago
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆19Updated last week
• stnolting / fpga_torture
  🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.
  ☆29Updated 2 years ago
• enclustra / PetalinuxDocumentation
  ☆14Updated last month
• ZipCPU / wbpmic
  Wishbone controller for a MEMs microphone
  ☆14Updated 5 years ago
• antmicro / renode-linux-runner-action
  Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals
  ☆12Updated last year
• Minres / SystemC-Quickstart
  A simple C++ CMake project to jump-start development of SystemC models and systems
  ☆25Updated 5 months ago
• mikeroyal / CPLD-Guide
  Complex Programmable Logic Device (CPLD) Guide
  ☆47Updated 3 years ago
• Wren6991 / Hazard3-SWD-SoC
  Example Hazard3 + OpenDAP RISC-V SWD SoC integration
  ☆9Updated 2 years ago
• tgree / stm_layout
  Python curses-based tool for configuring STM32 pins.
  ☆15Updated 3 years ago
• varunnagpaal / Analog-Design-Modelling
  Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)
  ☆25Updated 6 years ago
• VP-Vibes / VPV-Peripherals
  Library of example SystemC/TLM peripherals for various SoCs based on the SCS library
  ☆12Updated last month
• ArchC / riscv
  RISC-V processor model
  ☆10Updated 4 years ago
• xupsh / Amp-zynq
  Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors
  ☆20Updated 9 years ago
• rlangoy / ZedBoard-BareMetal-Examples
  ZedBoard Bare Metal examples
  ☆23Updated 4 years ago
• devicetree-org / lopper
  ☆39Updated this week
• WojciechRynczuk / vcdMaker
  A tool for converting text log files to the VCD format.
  ☆29Updated 4 years ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆52Updated this week
• ArchC / SystemC
  Accellera SystemC Releases and Patches
  ☆11Updated 7 years ago
• hamsternz / simple-riscv
  A simple three-stage RISC-V CPU
  ☆22Updated 3 years ago
• polarfire-soc / polarfire-soc-bare-metal-examples
  Bare metal example software projects for PolarFire SoC
  ☆34Updated last month
• modm-io / lbuild
  lbuild: a generic, modular code generator in Python 3
  ☆38Updated last year
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆42Updated 2 months ago
• akukulanski / ADC_Sigma_Delta_VHDL
  Sigma-Delta Analog to Digital Converter in FPGA (VHDL)
  ☆16Updated 7 years ago
• bavovanachte / sphinx-wavedrom
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆36Updated 7 months ago
• antmicro / visual-system-designer-app
  Visual System Designer local app
  ☆22Updated 11 months ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• embvm / embvm-core
  Core components, subsystems, and utilities for the Embedded Virtual Machine
  ☆46Updated last year
• gpollo / freertos-barectf
  FreeRTOS tracing using BareCTF and Trace Compass
  ☆10Updated 3 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆28Updated 4 years ago