sipeed / TangPrimer-25K-example
TangPrimer-25K-example project
☆36Updated 3 months ago
Alternatives and similar repositories for TangPrimer-25K-example:
Users that are interested in TangPrimer-25K-example are comparing it to the libraries listed below
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆95Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- FPGA Logic Analyzer and GUI☆114Updated 2 years ago
- AGM bitstream utilities and decoded files from Supra☆41Updated 10 months ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- turbo 8051☆28Updated 7 years ago
- TangNano-4K-example project☆96Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆65Updated 10 months ago
- Examples for the Lushay Labs tang nano 9k series☆97Updated 7 months ago
- Tang Mega 138K Pro examples☆66Updated last month
- TangNano-20K-example☆104Updated last year
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆53Updated 10 months ago
- USB Full Speed PHY☆39Updated 4 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆68Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- OpenFPGA ICE40UP5K☆31Updated 4 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆14Updated 6 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- ☆17Updated 2 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆61Updated 2 years ago
- ☆31Updated last year
- TangPrimer-20K-example project☆189Updated 3 months ago
- ☆60Updated 5 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆95Updated last year
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆105Updated 9 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- FPGA dev board based on Lattice iCE40 8k☆67Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆61Updated 3 months ago