sipeed / TangPrimer-25K-example
TangPrimer-25K-example project
☆30Updated last month
Related projects: ⓘ
- TangNano-20K-example☆92Updated 10 months ago
- TangNano-4K-example project☆86Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- AGM bitstream utilities and decoded files from Supra☆39Updated 5 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Tang Mega 138K Pro examples☆47Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆44Updated last year
- Portable HyperRAM controller☆47Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆27Updated 4 months ago
- turbo 8051☆28Updated 7 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆27Updated 6 years ago
- USB Full Speed PHY☆38Updated 4 years ago
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆48Updated 6 months ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆12Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆92Updated 11 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆25Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆80Updated 6 years ago
- ☆29Updated 7 months ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆45Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 5 months ago
- FPGA Logic Analyzer and GUI☆79Updated last year
- Tetris on Tang-Nano FPGA☆44Updated 2 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Example Verilog code for Ulx3s☆38Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆57Updated 7 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆57Updated last year
- Simple fixed-cycle SDRAM Controller☆23Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆35Updated 4 months ago