Alternatives and similar repositories for Hexapod_robot

Users that are interested in Hexapod_robot are comparing it to the libraries listed below

• yuanerjinyi / magnetic-levitation
  一个开源的基于stm32的磁悬浮项目
  ☆10Updated last year
• GRF-Sunomikp31 / National-Undergraduate-Electronics-Design-Contest
  电子设计竞赛
  ☆12Updated 3 years ago
• sunzhengyuan / auto_simulate
  Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation
  ☆12Updated 5 years ago
• coerq / GraduationProject-PulseMonitoringSystem
  一种基于柔性可穿戴传感器的脉搏监测系统。 采用 STM32F402RCT6 微控制器，实现了可穿戴的脉搏监测硬件系统。采用 Qt 框架开发了一款具有脉搏信号预处理、脉搏频率特征分析、脉搏波形显示等功能的脉搏监测上位机软件系统。
  ☆19Updated last year
• aakashvenky / ECG-signal-processing-using-ModelSim
  ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by us…
  ☆10Updated 5 years ago
• edwardclin2003 / LowPassFilterImageFPGA
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Updated 9 years ago
• kimi-michael / Ring-NoC
  a scaleable ring topology network on chip (NoC) implemented in BSV
  ☆12Updated 10 years ago
• mdhardenburgh / deltaSigmaADC
  ☆10Updated 5 years ago
• Verdvana / Async_FIFO
  位宽和深度可定制的异步FIFO
  ☆13Updated last year
• vfinotti / ahb3lite_dma
  DMA core compatible with AHB3-Lite
  ☆10Updated 6 years ago
• Hyf338 / Gesture_control_of_smart_car
  毕业设计：基于手势控制的智能体感遥控车设计 [UCOOS && MPU9250 && PID]
  ☆13Updated 4 years ago
• hossamfadeel / Verilog-Based-NoC-Simulator
  Verilog-Based-NoC-Simulator
  ☆10Updated 9 years ago
• Akhil-Yada / Adaptive-Filter
  An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…
  ☆12Updated 6 years ago
• Bamboo1583 / sdram_controller
  使用verilog编写sdram控制器
  ☆12Updated 6 years ago
• GuiZhaoCodeSource / Func_Verif_MMU_Code_Source
  Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache
  ☆13Updated 9 years ago
• rakeshgehalot / Ethernet_switch_verification
  Verification of Ethernet Switch System Verilog
  ☆11Updated 8 years ago
• eanchlia / NN_Network_On_Chip
  Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…
  ☆12Updated 6 years ago
• fengyulin1996 / Verilog-DSP
  FIR，FFT based on Verilog
  ☆13Updated 7 years ago
• muneebullashariff / pulpino_soc_uvm_testbench
  UVM testbench for verifying the Pulpino SoC
  ☆13Updated 5 years ago
• pulp-platform / hier-icache
  ☆12Updated 4 months ago
• Elrori / OV_camera_on_FPGA
  OV7670 (Verilog HDL)Drive for FPGA
  ☆17Updated 6 years ago
• CospanDesign / verilog_ppfifo_demo
  Simple demo showing how to use the ping pong FIFO
  ☆14Updated 9 years ago
• freecores / ahb_master
  Generic AHB master stub
  ☆11Updated 11 years ago
• frobino / Nostrum-SystemC-simulator
  SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).
  ☆14Updated 11 years ago
• CSUSleeper / coral
  全国大学生电子设计竞赛知识仓库
  ☆19Updated last year
• open-dv / dma_axi
  ☆16Updated 6 years ago
• wbbbbbb123 / Sram-controller-design-based-on-AHB-bus
  ☆20Updated 2 years ago
• sfahmy / verilogtools
  Python tools for processing Verilog files
  ☆10Updated 13 years ago
• rdou / UVM-Verification-Testbench-For-SimpleBus
  ☆11Updated 9 years ago
• Corey-Maler / simple_SoC
  Small and simple, primitive SoC with GPU, CPU, RAM, GPIO
  ☆13Updated 8 years ago